index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-06-13
target/arm: Convert float-to-integer VCVT insns to decodetree
Peter Maydell
1
-239
/
+2
2019-06-13
target/arm: Convert VCVT fp/fixed-point conversion insns to decodetree
Peter Maydell
1
-55
/
+2
2019-06-13
target/arm: Convert VJCVT to decodetree
Peter Maydell
1
-11
/
+1
2019-06-13
target/arm: Convert integer-to-float insns to decodetree
Peter Maydell
1
-11
/
+1
2019-06-13
target/arm: Convert double-single precision conversion insns to decodetree
Peter Maydell
1
-12
/
+1
2019-06-13
target/arm: Convert VFP round insns to decodetree
Peter Maydell
1
-44
/
+1
2019-06-13
target/arm: Convert the VCVT-to-f16 insns to decodetree
Peter Maydell
1
-78
/
+1
2019-06-13
target/arm: Convert the VCVT-from-f16 insns to decodetree
Peter Maydell
1
-55
/
+1
2019-06-13
target/arm: Convert VFP comparison insns to decodetree
Peter Maydell
1
-50
/
+1
2019-06-13
target/arm: Convert VMOV (register) to decodetree
Peter Maydell
1
-7
/
+1
2019-06-13
target/arm: Convert VSQRT to decodetree
Peter Maydell
1
-13
/
+1
2019-06-13
target/arm: Convert VNEG to decodetree
Peter Maydell
1
-5
/
+1
2019-06-13
target/arm: Convert VABS to decodetree
Peter Maydell
1
-4
/
+8
2019-06-13
target/arm: Convert VMOV (imm) to decodetree
Peter Maydell
1
-25
/
+2
2019-06-13
target/arm: Convert VFP fused multiply-add insns to decodetree
Peter Maydell
1
-52
/
+1
2019-06-13
target/arm: Convert VDIV to decodetree
Peter Maydell
1
-20
/
+1
2019-06-13
target/arm: Convert VSUB to decodetree
Peter Maydell
1
-5
/
+1
2019-06-13
target/arm: Convert VADD to decodetree
Peter Maydell
1
-5
/
+1
2019-06-13
target/arm: Convert VNMUL to decodetree
Peter Maydell
1
-6
/
+1
2019-06-13
target/arm: Convert VMUL to decodetree
Peter Maydell
1
-4
/
+1
2019-06-13
target/arm: Convert VFP VNMLA to decodetree
Peter Maydell
1
-18
/
+1
2019-06-13
target/arm: Convert VFP VNMLS to decodetree
Peter Maydell
1
-23
/
+1
2019-06-13
target/arm: Convert VFP VMLS to decodetree
Peter Maydell
1
-7
/
+1
2019-06-13
target/arm: Convert VFP VMLA to decodetree
Peter Maydell
1
-6
/
+8
2019-06-13
target/arm: Remove VLDR/VSTR/VLDM/VSTM use of cpu_F0s and cpu_F0d
Peter Maydell
1
-18
/
+0
2019-06-13
target/arm: Convert the VFP load/store multiple insns to decodetree
Peter Maydell
1
-94
/
+3
2019-06-13
target/arm: Convert VFP VLDR and VSTR to decodetree
Peter Maydell
1
-20
/
+2
2019-06-13
target/arm: Convert VFP two-register transfer insns to decodetree
Peter Maydell
1
-44
/
+2
2019-06-13
target/arm: Convert "single-precision" register moves to decodetree
Peter Maydell
1
-145
/
+3
2019-06-13
target/arm: Convert "double-precision" register moves to decodetree
Peter Maydell
1
-81
/
+2
2019-06-13
target/arm: Add helpers for VFP register loads and stores
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Move the VFP trans_* functions to translate-vfp.inc.c
Peter Maydell
1
-337
/
+0
2019-06-13
target/arm: Convert VCVTA/VCVTN/VCVTP/VCVTM to decodetree
Peter Maydell
1
-39
/
+33
2019-06-13
target/arm: Convert VRINTA/VRINTN/VRINTP/VRINTM to decodetree
Peter Maydell
1
-22
/
+38
2019-06-13
target/arm: Convert VMINNM, VMAXNM to decodetree
Peter Maydell
1
-13
/
+28
2019-06-13
target/arm: Convert the VSEL instructions to decodetree
Peter Maydell
1
-10
/
+25
2019-06-13
target/arm: Factor out VFP access checking code
Peter Maydell
1
-88
/
+13
2019-06-13
target/arm: Add stubs for AArch32 VFP decodetree
Peter Maydell
1
-0
/
+19
2019-06-13
target/arm: Use tcg_gen_gvec_bitsel
Richard Henderson
1
-72
/
+6
2019-06-10
target/arm: Use env_cpu, env_archcpu
Richard Henderson
1
-1
/
+1
2019-05-28
semihosting: move semihosting configuration into its own directory
Alex Bennée
1
-1
/
+1
2019-05-23
target/arm: Fix vector operation segfault
Alistair Francis
1
-2
/
+2
2019-05-13
target/arm: Use tcg_gen_abs_i64 and tcg_gen_gvec_abs
Richard Henderson
1
-8
/
+3
2019-05-13
tcg: Add support for integer absolute value
Richard Henderson
1
-10
/
+0
2019-05-13
tcg: Specify optional vector requirements with a list
Richard Henderson
1
-40
/
+83
2019-04-29
target/arm: Implement VLLDM for v7M CPUs with an FPU
Peter Maydell
1
-1
/
+1
2019-04-29
target/arm: Implement VLSTM for v7M CPUs with an FPU
Peter Maydell
1
-1
/
+14
2019-04-29
target/arm: Implement M-profile lazy FP state preservation
Peter Maydell
1
-0
/
+22
2019-04-29
target/arm: Activate M-profile floating point context when FPCCR.ASPEN is set
Peter Maydell
1
-0
/
+29
2019-04-29
target/arm: Set FPCCR.S when executing M-profile floating point insns
Peter Maydell
1
-0
/
+20
[next]