aboutsummaryrefslogtreecommitdiff
path: root/target/arm/translate.c
AgeCommit message (Expand)AuthorFilesLines
2017-09-07Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170907'...Peter Maydell1-4/+50
2017-09-07target/arm: Add Jazelle featurePortia Stephens1-1/+1
2017-09-07target/arm: Implement BXNS, and banked stack pointersPeter Maydell1-1/+41
2017-09-07target/arm: Make CONTROL register banked for v8MPeter Maydell1-1/+1
2017-09-07target/arm: Add state field, feature bit and migration for v8M secure statePeter Maydell1-1/+7
2017-09-06target/arm: Perform per-insn cross-page check only for ThumbRichard Henderson1-25/+33
2017-09-06target/arm: Split out thumb_tr_translate_insnRichard Henderson1-41/+80
2017-09-06target/arm: Move ss check to init_disas_contextRichard Henderson1-5/+8
2017-09-06target/arm: [tcg] Port to generic translation frameworkLluís Vilanova1-87/+22
2017-09-06target/arm: [tcg] Port to disas_logLluís Vilanova1-5/+13
2017-09-06target/arm: [tcg] Port to tb_stopLluís Vilanova1-77/+84
2017-09-06target/arm: [tcg] Port to translate_insnLluís Vilanova1-75/+90
2017-09-06target/arm: [tcg,a64] Port to insn_startLluís Vilanova1-20/+35
2017-09-06target/arm: [tcg] Port to insn_startLluís Vilanova1-4/+11
2017-09-06target/arm: [tcg] Port to tb_startLluís Vilanova1-38/+44
2017-09-06target/arm: [tcg] Port to init_disas_contextLluís Vilanova1-38/+50
2017-09-06target/arm: [tcg] Port to DisasContextBaseLluís Vilanova1-59/+58
2017-09-06target/arm: Delay check for magic kernel pageRichard Henderson1-11/+11
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova1-1/+1
2017-09-06target/arm: Use DISAS_NORETURNRichard Henderson1-6/+8
2017-09-04target/arm: Make arm_cpu_dump_state() handle the M-profile XPSRPeter Maydell1-18/+40
2017-09-04target/arm: Tighten up Thumb decode where new v8M insns will bePeter Maydell1-9/+39
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova1-3/+3
2017-07-19target/arm: optimize aarch32 rev16Aurelien Jarno1-2/+4
2017-07-17target/arm: use DISAS_EXIT for eret handlingAlex Bennée1-2/+4
2017-07-17target/arm: use gen_goto_tb for ISB handlingAlex Bennée1-2/+2
2017-07-17target/arm/translate: ensure gen_goto_tb sets exit flagsAlex Bennée1-1/+5
2017-07-17target/arm/translate: make DISAS_UPDATE match declared semanticsAlex Bennée1-3/+3
2017-06-05target/arm: optimize indirect branchesEmilio G. Cota1-9/+16
2017-06-05target/arm: optimize cross-page direct jumps in softmmuEmilio G. Cota1-1/+5
2017-06-02arm: Implement HFNMIENA support for M profile MPUPeter Maydell1-0/+1
2017-06-02arm: Use different ARMMMUIdx values for M profilePeter Maydell1-0/+3
2017-06-02arm: Add support for M profile CPUs having different MMU index semanticsPeter Maydell1-5/+5
2017-04-20arm: Remove workarounds for old M-profile exception return implementationPeter Maydell1-8/+0
2017-04-20arm: Implement M profile exception return properlyPeter Maydell1-6/+60
2017-04-20arm: Track M profile handler mode state in TB flagsPeter Maydell1-0/+1
2017-04-20arm: Abstract out "are we singlestepping" test to utility functionPeter Maydell1-5/+15
2017-04-20arm: Move condition-failed codepath generation out of if()Peter Maydell1-13/+11
2017-04-20arm: Move gen_set_condexec() and gen_set_pc_im() up in the filePeter Maydell1-16/+15
2017-04-20arm: Factor out "generate right kind of step exception"Peter Maydell1-12/+16
2017-04-20arm: Thumb shift operations should not permit interworking branchesPeter Maydell1-1/+1
2017-04-20arm: Don't implement BXJ on M-profile CPUsPeter Maydell1-1/+6
2017-03-20arm: Fix APSR writes via M profile MSRPeter Maydell1-1/+2
2017-03-20arm: Enforce should-be-1 bits in MRS decodingPeter Maydell1-0/+14
2017-03-20arm: Don't decode MRS(banked) or MSR(banked) for M profilePeter Maydell1-2/+4
2017-03-20arm: HVC and SMC encodings don't exist for M profilePeter Maydell1-0/+3
2017-02-28armv7m: Raise correct kind of UsageFault for attempts to execute ARM codePeter Maydell1-2/+6
2017-02-24target-arm: don't generate WFE/YIELD calls for MTTCGAlex Bennée1-4/+16
2017-02-07target/arm: A32, T32: Create Instruction Syndromes for Data AbortsPeter Maydell1-49/+135
2017-02-07target/arm: Abstract out pbit/wbit tests in ARM ldr/str decodePeter Maydell1-3/+6