index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-09-07
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170907'...
Peter Maydell
1
-4
/
+50
2017-09-07
target/arm: Add Jazelle feature
Portia Stephens
1
-1
/
+1
2017-09-07
target/arm: Implement BXNS, and banked stack pointers
Peter Maydell
1
-1
/
+41
2017-09-07
target/arm: Make CONTROL register banked for v8M
Peter Maydell
1
-1
/
+1
2017-09-07
target/arm: Add state field, feature bit and migration for v8M secure state
Peter Maydell
1
-1
/
+7
2017-09-06
target/arm: Perform per-insn cross-page check only for Thumb
Richard Henderson
1
-25
/
+33
2017-09-06
target/arm: Split out thumb_tr_translate_insn
Richard Henderson
1
-41
/
+80
2017-09-06
target/arm: Move ss check to init_disas_context
Richard Henderson
1
-5
/
+8
2017-09-06
target/arm: [tcg] Port to generic translation framework
Lluís Vilanova
1
-87
/
+22
2017-09-06
target/arm: [tcg] Port to disas_log
Lluís Vilanova
1
-5
/
+13
2017-09-06
target/arm: [tcg] Port to tb_stop
Lluís Vilanova
1
-77
/
+84
2017-09-06
target/arm: [tcg] Port to translate_insn
Lluís Vilanova
1
-75
/
+90
2017-09-06
target/arm: [tcg,a64] Port to insn_start
Lluís Vilanova
1
-20
/
+35
2017-09-06
target/arm: [tcg] Port to insn_start
Lluís Vilanova
1
-4
/
+11
2017-09-06
target/arm: [tcg] Port to tb_start
Lluís Vilanova
1
-38
/
+44
2017-09-06
target/arm: [tcg] Port to init_disas_context
Lluís Vilanova
1
-38
/
+50
2017-09-06
target/arm: [tcg] Port to DisasContextBase
Lluís Vilanova
1
-59
/
+58
2017-09-06
target/arm: Delay check for magic kernel page
Richard Henderson
1
-11
/
+11
2017-09-06
target: [tcg] Use a generic enum for DISAS_ values
Lluís Vilanova
1
-1
/
+1
2017-09-06
target/arm: Use DISAS_NORETURN
Richard Henderson
1
-6
/
+8
2017-09-04
target/arm: Make arm_cpu_dump_state() handle the M-profile XPSR
Peter Maydell
1
-18
/
+40
2017-09-04
target/arm: Tighten up Thumb decode where new v8M insns will be
Peter Maydell
1
-9
/
+39
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
1
-3
/
+3
2017-07-19
target/arm: optimize aarch32 rev16
Aurelien Jarno
1
-2
/
+4
2017-07-17
target/arm: use DISAS_EXIT for eret handling
Alex Bennée
1
-2
/
+4
2017-07-17
target/arm: use gen_goto_tb for ISB handling
Alex Bennée
1
-2
/
+2
2017-07-17
target/arm/translate: ensure gen_goto_tb sets exit flags
Alex Bennée
1
-1
/
+5
2017-07-17
target/arm/translate: make DISAS_UPDATE match declared semantics
Alex Bennée
1
-3
/
+3
2017-06-05
target/arm: optimize indirect branches
Emilio G. Cota
1
-9
/
+16
2017-06-05
target/arm: optimize cross-page direct jumps in softmmu
Emilio G. Cota
1
-1
/
+5
2017-06-02
arm: Implement HFNMIENA support for M profile MPU
Peter Maydell
1
-0
/
+1
2017-06-02
arm: Use different ARMMMUIdx values for M profile
Peter Maydell
1
-0
/
+3
2017-06-02
arm: Add support for M profile CPUs having different MMU index semantics
Peter Maydell
1
-5
/
+5
2017-04-20
arm: Remove workarounds for old M-profile exception return implementation
Peter Maydell
1
-8
/
+0
2017-04-20
arm: Implement M profile exception return properly
Peter Maydell
1
-6
/
+60
2017-04-20
arm: Track M profile handler mode state in TB flags
Peter Maydell
1
-0
/
+1
2017-04-20
arm: Abstract out "are we singlestepping" test to utility function
Peter Maydell
1
-5
/
+15
2017-04-20
arm: Move condition-failed codepath generation out of if()
Peter Maydell
1
-13
/
+11
2017-04-20
arm: Move gen_set_condexec() and gen_set_pc_im() up in the file
Peter Maydell
1
-16
/
+15
2017-04-20
arm: Factor out "generate right kind of step exception"
Peter Maydell
1
-12
/
+16
2017-04-20
arm: Thumb shift operations should not permit interworking branches
Peter Maydell
1
-1
/
+1
2017-04-20
arm: Don't implement BXJ on M-profile CPUs
Peter Maydell
1
-1
/
+6
2017-03-20
arm: Fix APSR writes via M profile MSR
Peter Maydell
1
-1
/
+2
2017-03-20
arm: Enforce should-be-1 bits in MRS decoding
Peter Maydell
1
-0
/
+14
2017-03-20
arm: Don't decode MRS(banked) or MSR(banked) for M profile
Peter Maydell
1
-2
/
+4
2017-03-20
arm: HVC and SMC encodings don't exist for M profile
Peter Maydell
1
-0
/
+3
2017-02-28
armv7m: Raise correct kind of UsageFault for attempts to execute ARM code
Peter Maydell
1
-2
/
+6
2017-02-24
target-arm: don't generate WFE/YIELD calls for MTTCG
Alex Bennée
1
-4
/
+16
2017-02-07
target/arm: A32, T32: Create Instruction Syndromes for Data Aborts
Peter Maydell
1
-49
/
+135
2017-02-07
target/arm: Abstract out pbit/wbit tests in ARM ldr/str decode
Peter Maydell
1
-3
/
+6
[next]