index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate-vfp.inc.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-05-04
target/arm/translate-vfp.inc.c: Remove duplicate simd_r32 check
Peter Maydell
1
-6
/
+0
2020-02-28
target/arm: Split VMINMAXNM decode
Richard Henderson
1
-73
/
+36
2020-02-28
target/arm: Split VFM decode
Richard Henderson
1
-6
/
+46
2020-02-28
target/arm: Move VLLDM and VLSTM to vfp.decode
Richard Henderson
1
-0
/
+39
2020-02-28
target/arm: Replace ARM_FEATURE_VFP4 with isar_feature_aa32_simdfmac
Richard Henderson
1
-4
/
+18
2020-02-28
target/arm: Add missing checks for fpsp_v2
Richard Henderson
1
-9
/
+69
2020-02-28
target/arm: Replace ARM_FEATURE_VFP3 checks with fp{sp, dp}_v3
Richard Henderson
1
-16
/
+8
2020-02-28
target/arm: Perform fpdp_v2 check first
Richard Henderson
1
-69
/
+71
2020-02-28
target/arm: Rename isar_feature_aa32_fpdp_v2
Richard Henderson
1
-20
/
+20
2020-02-21
target/arm: Rename isar_feature_aa32_simd_r32
Richard Henderson
1
-26
/
+27
2019-12-16
target/arm: Handle trapping to EL2 of AArch32 VMRS instructions
Marc Zyngier
1
-3
/
+15
2019-11-01
target/arm: Allow reading flags from FPSCR for M-profile
Christophe Lyon
1
-2
/
+3
2019-09-03
target/arm: Free TCG temps in trans_VMOV_64_sp()
Peter Maydell
1
-0
/
+2
2019-09-03
target/arm: Factor out unallocated_encoding for aarch32
Richard Henderson
1
-2
/
+1
2019-09-03
Revert "target/arm: Use unallocated_encoding for aarch32"
Richard Henderson
1
-1
/
+2
2019-08-16
target/arm: Use unallocated_encoding for aarch32
Richard Henderson
1
-2
/
+1
2019-08-16
target/arm: Replace offset with pc in gen_exception_insn
Richard Henderson
1
-3
/
+3
2019-08-16
target/arm: Introduce add_reg_for_lit
Richard Henderson
1
-30
/
+8
2019-07-04
target/arm: Correct VMOV_imm_dp handling of short vectors
Peter Maydell
1
-1
/
+1
2019-06-18
target/arm: Check for dp support for dp VFM, not sp
Peter Maydell
1
-4
/
+4
2019-06-17
target/arm: Only implement doubles if the FPU supports them
Peter Maydell
1
-0
/
+84
2019-06-17
target/arm: Fix typos in trans function prototypes
Peter Maydell
1
-14
/
+14
2019-06-17
target/arm: Use vfp_expand_imm() for AArch32 VFP VMOV_imm
Peter Maydell
1
-24
/
+4
2019-06-17
target/arm: Move vfp_expand_imm() to translate.[ch]
Peter Maydell
1
-0
/
+33
2019-06-13
target/arm: Fix short-vector increment behaviour
Peter Maydell
1
-40
/
+60
2019-06-13
target/arm: Convert float-to-integer VCVT insns to decodetree
Peter Maydell
1
-0
/
+72
2019-06-13
target/arm: Convert VCVT fp/fixed-point conversion insns to decodetree
Peter Maydell
1
-0
/
+124
2019-06-13
target/arm: Convert VJCVT to decodetree
Peter Maydell
1
-0
/
+28
2019-06-13
target/arm: Convert integer-to-float insns to decodetree
Peter Maydell
1
-0
/
+58
2019-06-13
target/arm: Convert double-single precision conversion insns to decodetree
Peter Maydell
1
-0
/
+48
2019-06-13
target/arm: Convert VFP round insns to decodetree
Peter Maydell
1
-0
/
+163
2019-06-13
target/arm: Convert the VCVT-to-f16 insns to decodetree
Peter Maydell
1
-0
/
+62
2019-06-13
target/arm: Convert the VCVT-from-f16 insns to decodetree
Peter Maydell
1
-0
/
+82
2019-06-13
target/arm: Convert VFP comparison insns to decodetree
Peter Maydell
1
-0
/
+75
2019-06-13
target/arm: Convert VMOV (register) to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VSQRT to decodetree
Peter Maydell
1
-0
/
+20
2019-06-13
target/arm: Convert VNEG to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VABS to decodetree
Peter Maydell
1
-0
/
+167
2019-06-13
target/arm: Convert VMOV (imm) to decodetree
Peter Maydell
1
-0
/
+129
2019-06-13
target/arm: Convert VFP fused multiply-add insns to decodetree
Peter Maydell
1
-0
/
+121
2019-06-13
target/arm: Convert VDIV to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VSUB to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VADD to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VNMUL to decodetree
Peter Maydell
1
-0
/
+24
2019-06-13
target/arm: Convert VMUL to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VFP VNMLA to decodetree
Peter Maydell
1
-0
/
+34
2019-06-13
target/arm: Convert VFP VNMLS to decodetree
Peter Maydell
1
-0
/
+42
2019-06-13
target/arm: Convert VFP VMLS to decodetree
Peter Maydell
1
-0
/
+38
2019-06-13
target/arm: Convert VFP VMLA to decodetree
Peter Maydell
1
-0
/
+205
2019-06-13
target/arm: Remove VLDR/VSTR/VLDM/VSTM use of cpu_F0s and cpu_F0d
Peter Maydell
1
-18
/
+28
[next]