index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate-a64.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-06-05
target/aarch64: optimize indirect branches
Emilio G. Cota
1
-2
/
+1
2017-06-05
target/aarch64: optimize cross-page direct jumps in softmmu
Emilio G. Cota
1
-1
/
+1
2017-06-02
arm: Add support for M profile CPUs having different MMU index semantics
Peter Maydell
1
-6
/
+12
2017-02-28
Add missing fp_access_check() to aarch64 crypto instructions
Nick Reilly
1
-0
/
+12
2017-02-24
target-arm: don't generate WFE/YIELD calls for MTTCG
Alex Bennée
1
-2
/
+6
2017-02-07
target/arm: A32, T32: Create Instruction Syndromes for Data Aborts
Peter Maydell
1
-14
/
+0
2017-01-13
target/arm: Fix ubfx et al for aarch64
Richard Henderson
1
-1
/
+1
2017-01-10
target-arm: Use clrsb helper
Richard Henderson
1
-4
/
+4
2017-01-10
target-arm: Use clz opcode
Richard Henderson
1
-4
/
+4
2017-01-10
target-arm: Use new deposit and extract ops
Richard Henderson
1
-52
/
+29
2016-12-27
target-arm: Fix aarch64 disas_ldst_single_struct
Richard Henderson
1
-2
/
+2
2016-12-27
target-arm: Fix aarch64 vec_reg_offset
Richard Henderson
1
-1
/
+2
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+11430