index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
ptw.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-07-17
target/arm/ptw.c: Account for FEAT_RME when applying {N}SW, SA bits
Peter Maydell
1
-5
/
+8
2023-07-17
target/arm: Fix S1_ptw_translate() debug path
Peter Maydell
1
-5
/
+32
2023-07-17
target/arm/ptw.c: Add comments to S1Translate struct fields
Peter Maydell
1
-0
/
+40
2023-07-03
plugins: force slow path when plugins instrument memory ops
Alex Bennée
1
-7
/
+7
2023-07-03
target/arm: make arm_casq_ptw CONFIG_TCG only
Alex Bennée
1
-2
/
+2
2023-06-23
target/arm: Implement the granule protection check
Richard Henderson
1
-17
/
+232
2023-06-23
target/arm: Use get_phys_addr_with_struct for stage2
Richard Henderson
1
-10
/
+1
2023-06-23
target/arm: Move s1_is_el0 into S1Translate
Richard Henderson
1
-15
/
+12
2023-06-23
target/arm: Use get_phys_addr_with_struct in S1_ptw_translate
Richard Henderson
1
-28
/
+18
2023-06-23
target/arm: Handle no-execute for Realm and Root regimes
Richard Henderson
1
-6
/
+46
2023-06-23
target/arm: Handle Block and Page bits for security space
Richard Henderson
1
-16
/
+73
2023-06-23
target/arm: NSTable is RES0 for the RME EL3 regime
Richard Henderson
1
-14
/
+14
2023-06-23
target/arm: Pipe ARMSecuritySpace through ptw.c
Richard Henderson
1
-15
/
+71
2023-06-23
target/arm: Remove __attribute__((nonnull)) from ptw.c
Richard Henderson
1
-4
/
+2
2023-06-23
target/arm: Introduce ARMMMUIdx_Phys_{Realm,Root}
Richard Henderson
1
-2
/
+8
2023-06-23
target/arm: Adjust the order of Phys and Stage2 ARMMMUIdx
Richard Henderson
1
-7
/
+5
2023-06-07
target/arm: Only include tcg/oversized-guest.h if CONFIG_TCG
Richard Henderson
1
-2
/
+3
2023-06-05
tcg: Split out tcg/oversized-guest.h
Richard Henderson
1
-0
/
+1
2023-06-05
target/arm: Fix test of TCG_OVERSIZED_GUEST
Richard Henderson
1
-1
/
+6
2023-05-12
target/arm: Correct AArch64.S2MinTxSZ 32-bit EL1 input size check
Peter Maydell
1
-12
/
+2
2023-05-12
target/arm: Fix handling of SW and NSW bits for stage 2 walks
Peter Maydell
1
-25
/
+51
2023-05-12
target/arm: Don't allow stage 2 page table walks to downgrade to NS
Peter Maydell
1
-2
/
+3
2023-04-20
target/arm: Implement FEAT_PAN3
Peter Maydell
1
-1
/
+13
2023-04-10
target/arm: Copy guarded bit in combine_cacheattrs
Richard Henderson
1
-0
/
+1
2023-04-10
target/arm: PTE bit GP only applies to stage1
Richard Henderson
1
-5
/
+5
2023-03-06
target/arm: Rewrite check_s2_mmu_setup
Richard Henderson
1
-76
/
+97
2023-02-28
accel/tcg: Add 'size' param to probe_access_full
Richard Henderson
1
-1
/
+1
2023-02-28
accel/tcg: Add 'size' param to probe_access_flags()
Daniel Henrique Barboza
1
-1
/
+1
2023-02-27
target/arm: Don't access TCG code when debugging with KVM
Fabiano Rosas
1
-0
/
+4
2023-02-03
target/arm: Fix physical address resolution for Stage2
Richard Henderson
1
-1
/
+1
2023-01-23
target/arm: Fix in_debug path in S1_ptw_translate
Richard Henderson
1
-2
/
+2
2023-01-05
target/arm: Add PMSAv8r functionality
Tobias Röhmel
1
-22
/
+104
2023-01-05
target/arm: Make stage_2_format for cache attributes optional
Tobias Röhmel
1
-2
/
+8
2023-01-05
target/arm:Set lg_page_size to 0 if either S1 or S2 asks for it
Peter Maydell
1
-3
/
+13
2022-11-22
target/arm: Use signed quantity to represent VMSAv8-64 translation level
Ard Biesheuvel
1
-2
/
+2
2022-11-22
target/arm: Don't do two-stage lookup if stage 2 is disabled
Peter Maydell
1
-3
/
+4
2022-11-21
target/arm: Limit LPA2 effective output address when TCR.DS == 0
Ard Biesheuvel
1
-0
/
+8
2022-11-04
target/arm: Two fixes for secure ptw
Richard Henderson
1
-7
/
+8
2022-11-04
target/arm: Fix Privileged Access Never (PAN) for aarch32
Timofey Kutergin
1
-5
/
+30
2022-10-27
target/arm: Use the max page size in a 2-stage ptw
Richard Henderson
1
-1
/
+10
2022-10-27
target/arm: Implement FEAT_HAFDBS, dirty bit portion
Richard Henderson
1
-0
/
+16
2022-10-27
target/arm: Implement FEAT_HAFDBS, access flag portion
Richard Henderson
1
-22
/
+155
2022-10-27
target/arm: Tidy merging of attributes from descriptor and table
Richard Henderson
1
-18
/
+16
2022-10-27
target/arm: Consider GP an attribute in get_phys_addr_lpae
Richard Henderson
1
-4
/
+2
2022-10-27
target/arm: Don't shift attrs in get_phys_addr_lpae
Richard Henderson
1
-16
/
+15
2022-10-27
target/arm: Fix fault reporting in get_phys_addr_lpae
Richard Henderson
1
-18
/
+13
2022-10-27
target/arm: Remove loop from get_phys_addr_lpae
Richard Henderson
1
-92
/
+92
2022-10-27
target/arm: Move S1_ptw_translate outside arm_ld[lq]_ptw
Richard Henderson
1
-19
/
+22
2022-10-27
target/arm: Add ptw_idx to S1Translate
Richard Henderson
1
-17
/
+54
2022-10-27
target/arm: Introduce regime_is_stage2
Richard Henderson
1
-8
/
+6
[next]