index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
op_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-09-14
target/arm: Clear exclusive monitor on v7M reset, exception entry/exit
Peter Maydell
1
-1
/
+1
2017-09-07
target/arm: Implement new do_transaction_failed hook
Peter Maydell
1
-0
/
+43
2017-09-04
target/arm: Allow deliver_fault() caller to specify EA bit
Peter Maydell
1
-5
/
+5
2017-09-04
target/arm: Factor out fault delivery code
Peter Maydell
1
-53
/
+57
2017-09-04
target/arm: Don't trap WFI/WFE for M profile
Peter Maydell
1
-0
/
+5
2017-06-02
arm: Add support for M profile CPUs having different MMU index semantics
Peter Maydell
1
-1
/
+2
2017-06-02
arm: Use the mmu_idx we're passed in arm_cpu_do_unaligned_access()
Peter Maydell
1
-1
/
+1
2017-04-20
target/arm: Add assertion about FSC format for syndrome registers
Peter Maydell
1
-5
/
+18
2017-02-24
target-arm: don't generate WFE/YIELD calls for MTTCG
Alex Bennée
1
-0
/
+7
2017-02-24
tcg: drop global lock during TCG code execution
Jan Kiszka
1
-4
/
+39
2017-02-07
arm: Correctly handle watchpoints for BE32 CPUs
Julian Brown
1
-0
/
+22
2016-12-27
target-arm: Log AArch64 exception returns
Peter Maydell
1
-0
/
+9
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+1335