index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
machine.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-09-07
target/arm: Implement BXNS, and banked stack pointers
Peter Maydell
1
-0
/
+2
2017-09-07
target/arm: Make CFSR register banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Make MMFAR banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Make CCR register banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Make MPU_CTRL register banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Make MPU_RNR register banked for v8M
Peter Maydell
1
-2
/
+11
2017-09-07
target/arm: Make MPU_RBAR, MPU_RLAR banked for v8M
Peter Maydell
1
-4
/
+8
2017-09-07
target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8M
Peter Maydell
1
-2
/
+4
2017-09-07
target/arm: Make VTOR register banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Make CONTROL register banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Make FAULTMASK register banked for v8M
Peter Maydell
1
-2
/
+3
2017-09-07
target/arm: Make PRIMASK register banked for v8M
Peter Maydell
1
-2
/
+7
2017-09-07
target/arm: Make BASEPRI register banked for v8M
Peter Maydell
1
-1
/
+2
2017-09-07
target/arm: Add state field, feature bit and migration for v8M secure state
Peter Maydell
1
-0
/
+20
2017-09-07
target/arm: Implement ARMv8M's PMSAv8 registers
Peter Maydell
1
-1
/
+28
2017-09-04
target/arm: Don't use cpsr_write/cpsr_read to transfer M profile XPSR
Peter Maydell
1
-15
/
+34
2017-09-04
target/arm: Don't store M profile PRIMASK and FAULTMASK in daif
Peter Maydell
1
-0
/
+33
2017-07-31
target/arm: Migrate MPU_RNR register state for M profile cores
Peter Maydell
1
-0
/
+28
2017-07-31
target/arm: Rename cp15.c6_rgnr to pmsav7.rnr
Peter Maydell
1
-1
/
+1
2017-06-02
arm: add MPU support to M profile CPUs
Michael Davidsaver
1
-2
/
+3
2017-06-02
arm: Clean up handling of no-MPU PMSA CPUs
Peter Maydell
1
-1
/
+1
2017-02-24
target-arm/powerctl: defer cpu reset work to CPU context
Alex Bennée
1
-1
/
+40
2017-01-27
armv7m: add state for v7M CCR, CFSR, HFSR, DFSR, MMFAR, BFAR
Peter Maydell
1
-2
/
+8
2017-01-27
armv7m: Fix reads of CONTROL register bit 1
Michael Davidsaver
1
-4
/
+2
2017-01-24
migration: extend VMStateInfo
Jianjun Duan
1
-4
/
+10
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+333