index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-11-13
target/arm: Hyp mode R14 is shared with User and System
Peter Maydell
1
-14
/
+15
2018-11-13
target/arm: Correctly implement handling of HCR_EL2.{VI, VF}
Peter Maydell
1
-2
/
+18
2018-11-13
Revert "target/arm: Implement HCR.VI and VF"
Peter Maydell
1
-43
/
+4
2018-11-13
target/arm: Fix typo in tlbi_aa64_vmalle1_write
Richard Henderson
1
-1
/
+1
2018-11-13
target/arm: Remove antique TODO comment
Peter Maydell
1
-1
/
+0
2018-11-13
target/arm: Remove workaround for small SAU regions
Peter Maydell
1
-12
/
+0
2018-11-06
target/arm: Fix ATS1Hx instructions
Peter Maydell
1
-2
/
+2
2018-11-06
target/arm: Set S and PTW in 64-bit PAR format
Peter Maydell
1
-4
/
+6
2018-10-24
target/arm: Only flush tlb if ASID changes
Richard Henderson
1
-5
/
+3
2018-10-24
target/arm: Remove writefn from TTBR0_EL3
Richard Henderson
1
-1
/
+1
2018-10-24
target/arm: Report correct syndrome for FP/SIMD traps to Hyp mode
Peter Maydell
1
-0
/
+9
2018-10-24
target/arm: Get IL bit correct for v7 syndrome values
Peter Maydell
1
-0
/
+13
2018-10-24
target/arm: New utility function to extract EC from syndrome
Peter Maydell
1
-2
/
+2
2018-10-24
target/arm: Implement HCR.PTW
Peter Maydell
1
-1
/
+20
2018-10-24
target/arm: Implement HCR.VI and VF
Peter Maydell
1
-4
/
+43
2018-10-24
target/arm: ISR_EL1 bits track virtual interrupts if IMO/FMO set
Peter Maydell
1
-4
/
+18
2018-10-24
target/arm: Implement HCR.DC
Peter Maydell
1
-2
/
+21
2018-10-24
target/arm: Implement HCR.FB
Peter Maydell
1
-72
/
+113
2018-10-24
target/arm: Make switch_mode() file-local
Peter Maydell
1
-2
/
+4
2018-10-24
target/arm: Improve debug logging of AArch32 exception return
Peter Maydell
1
-0
/
+10
2018-10-24
target/arm: Convert v8.2-fp16 from feature bit to aa64pfr0 test
Richard Henderson
1
-1
/
+1
2018-10-24
target/arm: Convert sve from feature bit to aa64pfr0 test
Richard Henderson
1
-3
/
+6
2018-10-24
target/arm: Move some system registers into a substructure
Richard Henderson
1
-14
/
+14
2018-10-16
target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/write
Peter Maydell
1
-2
/
+2
2018-10-16
target/arm: Mask PMOVSR writes based on supported counters
Aaron Lindsay
1
-0
/
+1
2018-10-16
target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IO
Aaron Lindsay
1
-2
/
+4
2018-10-16
target/arm: Fix aarch64_sve_change_el wrt EL0
Richard Henderson
1
-4
/
+12
2018-10-08
target/arm: Add v8M stack checks for MSR to SP_NS
Peter Maydell
1
-1
/
+13
2018-10-08
target/arm: Add v8M stack limit checks on NS function calls
Peter Maydell
1
-0
/
+4
2018-10-08
target/arm: Add v8M stack checks on exception entry
Peter Maydell
1
-8
/
+46
2018-10-08
target/arm: Move v7m_using_psp() to internals.h
Peter Maydell
1
-12
/
+0
2018-10-08
target/arm: Define new EXCP type for v8M stack overflows
Peter Maydell
1
-0
/
+5
2018-10-08
target/arm: Define new TBFLAG for v8M stack checking
Peter Maydell
1
-0
/
+10
2018-10-08
target/arm: Adjust aarch64_cpu_dump_state for system mode SVE
Richard Henderson
1
-3
/
+3
2018-10-08
target/arm: Handle SVE vector length changes in system mode
Richard Henderson
1
-13
/
+120
2018-10-08
target/arm: Pass in current_el to fp and sve_exception_el
Richard Henderson
1
-12
/
+9
2018-10-08
target/arm: Adjust sve_exception_el
Richard Henderson
1
-46
/
+42
2018-10-08
target/arm: Define ID_AA64ZFR0_EL1
Richard Henderson
1
-1
/
+2
2018-10-08
target/arm: Don't read r4 from v8M exception stackframe twice
Peter Maydell
1
-1
/
+0
2018-10-08
target/arm: Correct condition for v8M callee stack push
Peter Maydell
1
-1
/
+1
2018-09-25
target/arm: Fix cpu_get_tb_cpu_state() for non-SVE CPUs
Richard Henderson
1
-21
/
+24
2018-08-24
target/arm: Clear CPSR.IL and CPSR.J on 32-bit exception entry
Peter Maydell
1
-0
/
+2
2018-08-24
target/arm: Implement support for taking exceptions to Hyp mode
Peter Maydell
1
-0
/
+82
2018-08-24
target/arm: Factor out code for taking an AArch32 exception
Peter Maydell
1
-23
/
+41
2018-08-24
target/arm: Implement AArch32 HCR and HCR2
Peter Maydell
1
-4
/
+50
2018-08-24
target/arm: Implement RAZ/WI HACTLR2
Peter Maydell
1
-0
/
+10
2018-08-24
target/arm: Use the float-to-int-scale softfloat routines
Richard Henderson
1
-48
/
+49
2018-08-24
target/arm: Use the int-to-float-scale softfloat routines
Richard Henderson
1
-24
/
+5
2018-08-23
fix "Missing break in switch" coverity reports
Paolo Bonzini
1
-0
/
+1
2018-08-20
target/arm: Implement ESR_EL2/HSR for AArch32 and no-EL2
Peter Maydell
1
-1
/
+5
[next]