index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-07
target/arm: Add missing FEAT_TLBIOS instructions
Idan Horowitz
1
-0
/
+32
2021-12-15
target/arm: Correct calculation of tlb range invalidate length
Peter Maydell
1
-3
/
+3
2021-09-30
target/arm: Move gdbstub related code out of helper.c
Peter Maydell
1
-271
/
+0
2021-09-30
target/arm: Fix coding style issues in gdbstub code in helper.c
Peter Maydell
1
-7
/
+16
2021-09-21
target/arm: Add TB flag for "MVE insns not predicated"
Peter Maydell
1
-0
/
+33
2021-09-20
arm: Move PMC register definitions to internals.h
Alexander Graf
1
-44
/
+0
2021-09-13
target/arm: Take an exception if PSTATE.IL is set
Peter Maydell
1
-0
/
+8
2021-08-26
target/arm: Do hflags rebuild in cpsr_write()
Peter Maydell
1
-0
/
+5
2021-08-26
target/arm: Implement HSTR.TJDBX
Peter Maydell
1
-0
/
+17
2021-08-26
target/arm: Implement HSTR.TTEE
Peter Maydell
1
-2
/
+16
2021-08-25
target/arm: Implement M-profile trapping on division by zero
Peter Maydell
1
-2
/
+17
2021-08-25
target/arm: Re-indent sdiv and udiv helpers
Peter Maydell
1
-6
/
+9
2021-07-27
target/arm: Export aarch64_sve_zcr_get_valid_len
Richard Henderson
1
-2
/
+2
2021-07-27
target/arm: Correctly bound length in sve_zcr_get_valid_len
Richard Henderson
1
-1
/
+3
2021-07-18
target/arm: Fix offsets for TTBCR
Richard Henderson
1
-4
/
+7
2021-07-09
target/arm: Correct the encoding of MDCCSR_EL0 and DBGDSCRint
hnick@vmware.com
1
-3
/
+13
2021-05-25
target/arm: Add ID_AA64ZFR0 fields and isar_feature_aa64_sve2
Richard Henderson
1
-2
/
+1
2021-05-25
target/arm: Add support for FEAT_TLBIOS
Rebecca Cran
1
-0
/
+43
2021-05-25
target/arm: Add support for FEAT_TLBIRANGE
Rebecca Cran
1
-0
/
+281
2021-05-10
target/arm: Fix tlbbits calculation in tlbi_aa64_vae2is_write()
Peter Maydell
1
-1
/
+1
2021-04-30
target/arm: Add ALIGN_MEM to TBFLAG_ANY
Richard Henderson
1
-2
/
+17
2021-04-30
target/arm: Move mode specific TB flags to tb->cs_base
Richard Henderson
1
-4
/
+6
2021-04-30
target/arm: Introduce CPUARMTBFlags
Richard Henderson
1
-22
/
+26
2021-04-30
target/arm: Add wrapper macros for accessing tbflags
Richard Henderson
1
-46
/
+39
2021-04-30
target/arm: Rename TBFLAG_ANY, PSTATE_SS
Richard Henderson
1
-2
/
+2
2021-04-30
target/arm: Rename TBFLAG_A32, SCTLR_B
Richard Henderson
1
-1
/
+1
2021-04-06
Revert "target/arm: Make number of counters in PMCR follow the CPU"
Peter Maydell
1
-17
/
+12
2021-03-30
target/arm: Make number of counters in PMCR follow the CPU
Peter Maydell
1
-12
/
+17
2021-03-10
semihosting: Move include/hw/semihosting/ -> include/semihosting/
Philippe Mathieu-Daudé
1
-2
/
+2
2021-03-05
target/arm: Use TCF0 and TFSRE0 for unprivileged tag checks
Peter Collingbourne
1
-1
/
+1
2021-03-05
target/arm: Add support for FEAT_SSBS, Speculative Store Bypass Safe
Rebecca Cran
1
-0
/
+37
2021-02-11
target/arm: Correctly initialize MDCR_EL2.HPMN
Daniel Müller
1
-5
/
+4
2021-02-11
target/arm: Support AA32 DIT by moving PSTATE_SS from cpsr into env->pstate
Rebecca Cran
1
-6
/
+18
2021-02-11
target/arm: Add support for FEAT_DIT, Data Independent Timing
Rebecca Cran
1
-0
/
+22
2021-02-11
target/arm: Fix SCR RES1 handling
Mike Nawrocki
1
-2
/
+14
2021-02-05
target/arm: do not use cc->do_interrupt for KVM directly
Claudio Fontana
1
-0
/
+4
2021-01-29
target/arm: Replace magic value by MMU_DATA_LOAD definition
Philippe Mathieu-Daudé
1
-1
/
+1
2021-01-29
target/arm: Conditionalize DBGDIDR
Richard Henderson
1
-6
/
+15
2021-01-29
target/arm: Implement ID_PFR2
Richard Henderson
1
-2
/
+2
2021-01-19
target/arm: refactor vae1_tlbmask()
Rémi Denis-Courmont
1
-14
/
+11
2021-01-19
target/arm: Implement SCR_EL2.EEL2
Rémi Denis-Courmont
1
-3
/
+16
2021-01-19
target/arm: set HPFAR_EL2.NS on secure stage 2 faults
Rémi Denis-Courmont
1
-0
/
+6
2021-01-19
target/arm: secure stage 2 translation regime
Rémi Denis-Courmont
1
-24
/
+54
2021-01-19
target/arm: generalize 2-stage page-walk condition
Rémi Denis-Courmont
1
-7
/
+6
2021-01-19
target/arm: translate NS bit in page-walks
Rémi Denis-Courmont
1
-0
/
+12
2021-01-19
target/arm: do S1_ptw_translate() before address space lookup
Rémi Denis-Courmont
1
-3
/
+6
2021-01-19
target/arm: handle VMID change in secure state
Rémi Denis-Courmont
1
-4
/
+9
2021-01-19
target/arm: add ARMv8.4-SEL2 system registers
Rémi Denis-Courmont
1
-0
/
+24
2021-01-19
target/arm: add MMU stage 1 for Secure EL2
Rémi Denis-Courmont
1
-43
/
+84
2021-01-19
target/arm: add 64-bit S-EL2 to EL exception table
Rémi Denis-Courmont
1
-5
/
+5
[next]