aboutsummaryrefslogtreecommitdiff
path: root/target/arm/helper.c
AgeCommit message (Expand)AuthorFilesLines
2024-04-08target/arm: Use correct SecuritySpace for AArch64 AT ops at EL3Peter Maydell1-2/+5
2024-04-05target/arm: Fix CNTPOFF_EL2 trap to missing EL3Pierre-Clément Tosi1-1/+2
2024-03-07target/arm: Implement FEAT_ECV CNTPOFF_EL2 handlingPeter Maydell1-2/+66
2024-03-07target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0Peter Maydell1-0/+43
2024-03-07target/arm: Implement new FEAT_ECV trap bitsPeter Maydell1-5/+46
2024-03-07target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be writtenPeter Maydell1-0/+18
2024-03-07target/arm: use FIELD macro for CNTHCTL bit definitionsPeter Maydell1-5/+4
2024-03-07target/arm: Timer _EL02 registers UNDEF for E2H == 0Peter Maydell1-1/+1
2024-02-15target/arm: Use new CBAR encoding for all v8 CPUs, not all aarch64 CPUsPeter Maydell1-1/+1
2024-02-15target/arm: Don't get MDCR_EL2 in pmu_counter_enabled() before checking ARM_F...Peter Maydell1-2/+10
2024-02-03Merge tag 'pull-tcg-20240202-2' of https://gitlab.com/rth7680/qemu into stagingPeter Maydell1-1/+1
2024-02-03target/arm: Split out arm_env_mmu_indexRichard Henderson1-1/+1
2024-02-02target/arm: Add ID_AA64ZFR0_EL1.B16B16 to the exposed-to-userspace setPeter Maydell1-0/+1
2024-02-02target/arm: fix exception syndrome for AArch32 bkpt insnJan Klötzke1-0/+18
2024-01-26target/arm: Move GTimer definitions to new 'gtimer.h' headerPhilippe Mathieu-Daudé1-0/+1
2024-01-26target/arm: Move e2h_access() helper aroundPhilippe Mathieu-Daudé1-14/+15
2024-01-19target/arm: Ensure icount is enabled when emulating INST_RETIREDPhilippe Mathieu-Daudé1-0/+2
2024-01-19system/cpu-timers: Introduce ICountMode enumeratorPhilippe Mathieu-Daudé1-1/+2
2024-01-09target/arm: Enhance CPU_LOG_INT to show SPSR on AArch64 exception-entryPeter Maydell1-0/+1
2024-01-09target/arm: Mark up VNCR offsets (offsets >= 0x200, except GIC)Peter Maydell1-0/+8
2024-01-09target/arm: Mark up VNCR offsets (offsets 0x168..0x1f8)Peter Maydell1-0/+18
2024-01-09target/arm: Mark up VNCR offsets (offsets 0x100..0x160)Peter Maydell1-0/+22
2024-01-09target/arm: Mark up VNCR offsets (offsets 0x0..0xff)Peter Maydell1-0/+12
2024-01-09target/arm: Handle FEAT_NV2 redirection of SPSR_EL2, ELR_EL2, ESR_EL2, FAR_EL2Peter Maydell1-4/+9
2024-01-09target/arm: Handle FEAT_NV2 changes to when SPSR_EL1.M reports EL2Peter Maydell1-4/+12
2024-01-09target/arm: Implement VNCR_EL2 registerPeter Maydell1-0/+26
2024-01-09target/arm: Handle HCR_EL2 accesses for FEAT_NV2 bitsPeter Maydell1-0/+3
2024-01-09target/arm: Don't honour PSTATE.PAN when HCR_EL2.{NV, NV1} == {1, 1}Peter Maydell1-0/+3
2024-01-09target/arm: Always use arm_pan_enabled() when checking if PAN is enabledPeter Maydell1-11/+11
2024-01-09target/arm: Trap registers when HCR_EL2.{NV, NV1} == {1, 1}Peter Maydell1-4/+41
2024-01-09target/arm: Set SPSR_EL1.M correctly when nested virt is enabledPeter Maydell1-0/+6
2024-01-09target/arm: Make EL2 cpreg accessfns safe for FEAT_NV EL1 accessesPeter Maydell1-7/+58
2024-01-09target/arm: *_EL12 registers should UNDEF when HCR_EL2.E2H is 0Peter Maydell1-0/+16
2024-01-09target/arm: Record correct opcode fields in cpreg for E2H aliasesPeter Maydell1-0/+35
2024-01-09target/arm: Implement HCR_EL2.AT handlingPeter Maydell1-6/+15
2024-01-09target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NVPeter Maydell1-1/+5
2024-01-08Replace "iothread lock" with "BQL" in commentsStefan Hajnoczi1-1/+1
2024-01-08system/cpus: rename qemu_mutex_lock_iothread() to bql_lock()Stefan Hajnoczi1-2/+2
2024-01-05target/arm: Use generic cpu_list()Gavin Shan1-46/+0
2023-12-19target/arm/helper: Propagate MDCR_EL2.HPMN into PMCR_EL0.NJean-Philippe Brucker1-2/+20
2023-12-19target/arm: Restrict DC CVAP & DC CVADP instructions to TCG accelPhilippe Mathieu-Daudé1-0/+5
2023-12-19target/arm: Restrict TCG specific helpersPhilippe Mathieu-Daudé1-55/+0
2023-12-19target/arm: Don't implement *32_EL2 registers when EL1 is AArch64 onlyPeter Maydell1-14/+21
2023-11-27target/arm: Handle overflow in calculation of next timer tickPeter Maydell1-4/+21
2023-11-08target/arm: hide aliased MIDR from gdbstubAlex Bennée1-1/+1
2023-11-08target/arm: mark the 32bit alias of PAR when LPAE enabledAlex Bennée1-14/+21
2023-10-27target/arm: Move feature test functions to their own headerPeter Maydell1-0/+1
2023-10-19target/arm: Implement FEAT_HPMN0Peter Maydell1-1/+1
2023-10-19target/arm: Fix CNTPCT_EL0 trapping from EL0 when HCR_EL2.E2H is 0Michal Orzel1-16/+1
2023-10-04accel/tcg: Replace CPUState.env_ptr with cpu_env()Richard Henderson1-1/+1
generated by cgit v1.1 at 2024-11-03 04:22:26 +0000