index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-07
target/arm: Implement XPSR GE bits
Peter Maydell
1
-0
/
+4
2019-05-07
arm: Allow system registers for KVM guests to be changed by QEMU code
Peter Maydell
1
-1
/
+8
2019-04-29
target/arm: Implement VLSTM for v7M CPUs with an FPU
Peter Maydell
1
-0
/
+2
2019-04-29
target/arm: Implement M-profile lazy FP state preservation
Peter Maydell
1
-0
/
+3
2019-04-29
target/arm: New function armv7m_nvic_set_pending_lazyfp()
Peter Maydell
1
-0
/
+12
2019-04-29
target/arm: New helper function arm_v7m_mmu_idx_all()
Peter Maydell
1
-0
/
+7
2019-04-29
target/arm: Activate M-profile floating point context when FPCCR.ASPEN is set
Peter Maydell
1
-0
/
+2
2019-04-29
target/arm: Set FPCCR.S when executing M-profile floating point insns
Peter Maydell
1
-0
/
+2
2019-04-29
target/arm: Overlap VECSTRIDE and XSCALE_CPAR TB flags
Peter Maydell
1
-4
/
+6
2019-04-29
target/arm: Move NS TBFLAG from bit 19 to bit 6
Peter Maydell
1
-5
/
+6
2019-04-29
target/arm: Implement v7m_update_fpccr()
Peter Maydell
1
-0
/
+14
2019-04-29
target/arm: Implement dummy versions of M-profile FP-related registers
Peter Maydell
1
-0
/
+34
2019-04-18
qom/cpu: Simplify how CPUClass:cpu_dump_state() prints
Markus Armbruster
1
-2
/
+1
2019-04-18
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
1
-1
/
+1
2019-03-25
target/arm: make pmccntr_op_start/finish static
Andrew Jones
1
-11
/
+0
2019-03-05
target/arm: Implement ARMv8.5-FRINT
Richard Henderson
1
-0
/
+5
2019-03-05
target/arm: Implement ARMv8.5-CondM
Richard Henderson
1
-0
/
+5
2019-03-05
target/arm: Implement ARMv8.4-CondM
Richard Henderson
1
-0
/
+5
2019-03-05
target/arm: Implement ARMv8.0-PredInv
Richard Henderson
1
-1
/
+12
2019-03-05
target/arm: Implement ARMv8.0-SB
Richard Henderson
1
-0
/
+10
2019-03-05
target/arm: Split out arm_sctlr
Richard Henderson
1
-9
/
+15
2019-02-28
target/arm: Implement VFMAL and VFMSL for aarch32
Richard Henderson
1
-0
/
+5
2019-02-28
target/arm: Implement FMLAL and FMLSL for aarch64
Richard Henderson
1
-0
/
+5
2019-02-28
Revert "arm: Allow system registers for KVM guests to be changed by QEMU code"
Peter Maydell
1
-8
/
+1
2019-02-28
target/arm: Gate "miscellaneous FP" insns by ID register field
Peter Maydell
1
-0
/
+20
2019-02-28
target/arm: Use MVFR1 feature bits to gate A32/T32 FP16 instructions
Peter Maydell
1
-1
/
+36
2019-02-21
target/arm: Implement ARMv8.3-JSConv
Richard Henderson
1
-0
/
+10
2019-02-15
target/arm: Split out FPSCR.QC to a vector field
Richard Henderson
1
-1
/
+4
2019-02-15
arm: Allow system registers for KVM guests to be changed by QEMU code
Peter Maydell
1
-1
/
+8
2019-02-15
target/arm: expose remaining CPUID registers as RAZ
Alex Bennée
1
-0
/
+3
2019-02-15
target/arm: expose CPUID registers to userspace
Alex Bennée
1
-0
/
+21
2019-02-15
target/arm: relax permission checks for HWCAP_CPUID registers
Alex Bennée
1
-0
/
+12
2019-02-05
target/arm: Make FPSCR/FPCR trapped-exception bits RAZ/WI
Peter Maydell
1
-0
/
+6
2019-02-05
target/arm: Add TBFLAG_A64_TBID, split out gen_top_byte_ignore
Richard Henderson
1
-0
/
+1
2019-02-05
target/arm: Add BT and BTYPE to tb->flags
Richard Henderson
1
-0
/
+2
2019-02-05
target/arm: Add PSTATE.BTYPE
Richard Henderson
1
-2
/
+6
2019-02-05
target/arm: Introduce isar_feature_aa64_bti
Richard Henderson
1
-0
/
+10
2019-02-01
target/arm: fix AArch64 virtual address space size
Remi Denis-Courmont
1
-1
/
+1
2019-02-01
target/arm: Add a timer to predict PMU counter overflow
Aaron Lindsay OS
1
-0
/
+10
2019-01-29
target/arm: Don't clear supported PMU events when initializing PMCEID1
Aaron Lindsay OS
1
-6
/
+5
2019-01-21
target/arm: Finish implementation of PM[X]EVCNTR and PM[X]EVTYPER
Aaron Lindsay
1
-0
/
+3
2019-01-21
target/arm: Add array for supported PMU events, generate PMCEID[01]_EL0
Aaron Lindsay
1
-0
/
+10
2019-01-21
target/arm: Make PMCEID[01]_EL0 64 bit registers, add PMCEID[23]
Aaron Lindsay
1
-2
/
+2
2019-01-21
target/arm: Define FIELDs for ID_DFR0
Aaron Lindsay
1
-0
/
+9
2019-01-21
target/arm: Filter cycle counter based on PMCCFILTR_EL0
Aaron Lindsay
1
-1
/
+9
2019-01-21
target/arm: Reorganize PMCCNTR accesses
Aaron Lindsay
1
-8
/
+29
2019-01-21
target/arm: Reuse aa64_va_parameters for setting tbflags
Richard Henderson
1
-35
/
+0
2019-01-21
target/arm: Merge TBFLAG_AA_TB{0, 1} to TBII
Richard Henderson
1
-2
/
+1
2019-01-21
target/arm: Introduce arm_mmu_idx
Richard Henderson
1
-1
/
+8
2019-01-21
target/arm: Move cpu_mmu_index out of line
Richard Henderson
1
-43
/
+5
[next]