index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-09-29
target/arm: Update SDCR_VALID_MASK to include SCCD
Peter Maydell
1
-1
/
+7
2022-09-14
target/arm: Support 64-bit event counters for FEAT_PMUv3p5
Peter Maydell
1
-0
/
+1
2022-09-14
target/arm: Implement FEAT_PMUv3p5 cycle counter disable bits
Peter Maydell
1
-0
/
+20
2022-09-14
target/arm: Rename pmu_8_n feature test functions
Peter Maydell
1
-8
/
+8
2022-09-14
target/arm: Implement ID_DFR1
Peter Maydell
1
-0
/
+1
2022-09-14
target/arm: Implement ID_MMFR5
Peter Maydell
1
-0
/
+1
2022-07-26
target/arm: Add MO_128 entry to pred_esz_masks[]
Peter Maydell
1
-1
/
+1
2022-07-18
target/arm: Honour VTCR_EL2 bits in Secure EL2
Peter Maydell
1
-0
/
+19
2022-07-18
target/arm: Store TCR_EL* registers as uint64_t
Peter Maydell
1
-7
/
+1
2022-07-18
target/arm: Store VTCR_EL2, VSTCR_EL2 registers as uint64_t
Peter Maydell
1
-2
/
+2
2022-07-18
linux-user/aarch64: Do not clear PROT_MTE on mprotect
Richard Henderson
1
-2
/
+5
2022-07-11
target/arm: Trap non-streaming usage when Streaming SVE is active
Richard Henderson
1
-0
/
+7
2022-07-07
target/arm: Correctly implement Feat_DoubleLock
Peter Maydell
1
-0
/
+20
2022-07-07
target/arm: Implement AArch32 DBGDEVID, DBGDEVID1, DBGDEVID2
Peter Maydell
1
-0
/
+7
2022-06-27
target/arm: Add SVL to TB flags
Richard Henderson
1
-0
/
+12
2022-06-27
target/arm: Introduce sve_vqm1_for_el_sm
Richard Henderson
1
-2
/
+7
2022-06-27
target/arm: Add cpu properties for SME
Richard Henderson
1
-0
/
+2
2022-06-27
target/arm: Unexport aarch64_add_*_properties
Richard Henderson
1
-3
/
+0
2022-06-27
target/arm: Move arm_cpu_*_finalize to internals.h
Richard Henderson
1
-6
/
+0
2022-06-27
target/arm: Create ARMVQMap
Richard Henderson
1
-15
/
+14
2022-06-27
target/arm: Implement SMSTART, SMSTOP
Richard Henderson
1
-0
/
+1
2022-06-27
target/arm: Add the SME ZA storage to CPUARMState
Richard Henderson
1
-0
/
+22
2022-06-27
target/arm: Add PSTATE.{SM,ZA} to TB flags
Richard Henderson
1
-0
/
+2
2022-06-27
target/arm: Add SMCR_ELx
Richard Henderson
1
-2
/
+6
2022-06-27
target/arm: Add SVCR
Richard Henderson
1
-0
/
+6
2022-06-27
target/arm: Add SMEEXC_EL to TB flags
Richard Henderson
1
-0
/
+2
2022-06-27
target/arm: Implement TPIDR2_EL0
Richard Henderson
1
-0
/
+1
2022-06-10
target/arm: SCR_EL3.RW is RAO/WI without AArch32 EL[12]
Richard Henderson
1
-0
/
+5
2022-06-10
target/arm: Move arm_debug_target_el to debug_helper.c
Richard Henderson
1
-21
/
+0
2022-06-10
target/arm: Remove TBFLAG_ANY.DEBUG_TARGET_EL
Richard Henderson
1
-4
/
+2
2022-06-10
target/arm: Move arm_generate_debug_exceptions out of line
Richard Henderson
1
-91
/
+0
2022-06-10
target/arm: Move arm_singlestep_active out of line
Richard Henderson
1
-10
/
+0
2022-06-08
target/arm: Add ID_AA64SMFR0_EL1
Richard Henderson
1
-0
/
+25
2022-06-08
target/arm: Add isar_feature_aa64_sme
Richard Henderson
1
-0
/
+5
2022-06-08
target/arm: Rename sve_zcr_len_for_el to sve_vqm1_for_el
Richard Henderson
1
-1
/
+10
2022-06-08
target/arm: Use uint32_t instead of bitmap for sve vq's
Richard Henderson
1
-3
/
+3
2022-06-08
linux-user/aarch64: Introduce sve_vq
Richard Henderson
1
-0
/
+11
2022-06-08
target/arm: Rename TBFLAG_A64 ZCR_LEN to VL
Richard Henderson
1
-1
/
+2
2022-06-08
target/arm: Implement FEAT_DoubleFault
Peter Maydell
1
-0
/
+5
2022-05-19
target/arm: Use FIELD definitions for CPACR, CPTR_ELx
Richard Henderson
1
-5
/
+39
2022-05-19
target/arm: Enable FEAT_HCX for -cpu max
Richard Henderson
1
-0
/
+20
2022-05-19
target/arm: Make number of counters in PMCR follow the CPU
Peter Maydell
1
-0
/
+1
2022-05-19
hw/intc/arm_gicv3: Use correct number of priority bits for the CPU
Peter Maydell
1
-0
/
+1
2022-05-19
target/arm: Implement FEAT_IDST
Peter Maydell
1
-0
/
+5
2022-05-19
target/arm: Implement FEAT_S2FWB
Peter Maydell
1
-0
/
+5
2022-05-09
target/arm: Enable FEAT_CSV2_2 for -cpu max
Richard Henderson
1
-0
/
+16
2022-05-09
target/arm: Implement virtual SError exceptions
Richard Henderson
1
-0
/
+2
2022-05-09
target/arm: Add minimal RAS registers
Richard Henderson
1
-0
/
+5
2022-05-05
target/arm: Add isar_feature_{aa64,any}_ras
Richard Henderson
1
-0
/
+10
2022-05-05
target/arm: Add isar predicates for FEAT_Debugv8p2
Richard Henderson
1
-0
/
+15
[next]