index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
cpu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-06-17
target/arm: Allow M-profile CPUs to disable the DSP extension via CPU property
Peter Maydell
1
-0
/
+29
2019-06-17
target/arm: Allow VFP and Neon to be disabled via a CPU property
Peter Maydell
1
-6
/
+144
2019-06-13
target/arm: Explicitly enable VFP short-vectors for aarch32 -cpu max
Peter Maydell
1
-0
/
+4
2019-06-13
target/arm: Fix Cortex-R5F MVFR values
Peter Maydell
1
-0
/
+2
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-0
/
+1
2019-06-12
Include qemu/module.h where needed, drop it from qemu-common.h
Markus Armbruster
1
-0
/
+1
2019-06-11
qemu-common: Move tcg_enabled() etc. to sysemu/tcg.h
Markus Armbruster
1
-1
/
+1
2019-06-10
cpu: Introduce cpu_set_cpustate_pointers
Richard Henderson
1
-2
/
+1
2019-05-23
arm: Remove unnecessary includes of hw/arm/arm.h
Peter Maydell
1
-1
/
+0
2019-05-10
target/arm: Convert to CPUClass::tlb_fill
Richard Henderson
1
-20
/
+2
2019-04-29
target/arm: Enable FPU for Cortex-M4 and Cortex-M33
Peter Maydell
1
-0
/
+8
2019-04-29
target/arm: Overlap VECSTRIDE and XSCALE_CPAR TB flags
Peter Maydell
1
-0
/
+7
2019-04-29
target/arm: Implement dummy versions of M-profile FP-related registers
Peter Maydell
1
-0
/
+5
2019-04-18
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
1
-1
/
+0
2019-03-26
target/arm: Set SIMDMISC and FPMISC for 32-bit -cpu max
Richard Henderson
1
-0
/
+5
2019-03-25
target/arm: cortex-a7 and cortex-a15 have pmus
Andrew Jones
1
-0
/
+3
2019-03-05
target/arm: Implement ARMv8.0-PredInv
Richard Henderson
1
-0
/
+1
2019-03-05
target/arm: Implement ARMv8.0-SB
Richard Henderson
1
-0
/
+1
2019-02-28
target/arm: Enable ARMv8.2-FHM for -cpu max
Richard Henderson
1
-0
/
+1
2019-02-28
target/arm: Use MVFR1 feature bits to gate A32/T32 FP16 instructions
Peter Maydell
1
-2
/
+0
2019-02-28
target/arm/cpu: Allow init-svtor property to be set after realize
Peter Maydell
1
-5
/
+24
2019-02-21
target/arm: Implement ARMv8.3-JSConv
Richard Henderson
1
-0
/
+1
2019-02-05
target/arm: Enable TBI for user-only
Richard Henderson
1
-0
/
+6
2019-02-01
target/arm: Always enable pac keys for user-only
Richard Henderson
1
-0
/
+3
2019-02-01
arm: Clarify the logic of set_pc()
Julia Suvorova
1
-1
/
+25
2019-02-01
target/arm: Add a timer to predict PMU counter overflow
Aaron Lindsay OS
1
-0
/
+12
2019-01-29
target/arm: Don't clear supported PMU events when initializing PMCEID1
Aaron Lindsay OS
1
-2
/
+1
2019-01-21
target/arm: Add array for supported PMU events, generate PMCEID[01]_EL0
Aaron Lindsay
1
-7
/
+12
2019-01-21
target/arm: Filter cycle counter based on PMCCFILTR_EL0
Aaron Lindsay
1
-0
/
+3
2019-01-21
target/arm: Enable PAuth for user-only
Richard Henderson
1
-0
/
+3
2019-01-07
arm: replace instance_post_init()
Marc-André Lureau
1
-6
/
+24
2018-12-16
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-misc-20181214' into ...
Peter Maydell
1
-9
/
+24
2018-12-14
target/arm: Create timers in realize, not init
Peter Maydell
1
-8
/
+9
2018-12-14
target/arm: Free name string in ARMCPRegInfo hashtable entries
Peter Maydell
1
-1
/
+15
2018-12-13
target/arm: Implement the ARMv8.2-AA32HPD extension
Richard Henderson
1
-0
/
+4
2018-11-13
target/arm/cpu: Give Cortex-A15 and -A7 the EL2 feature
Peter Maydell
1
-0
/
+2
2018-11-13
target/arm: Correctly implement handling of HCR_EL2.{VI, VF}
Peter Maydell
1
-1
/
+47
2018-11-13
target/arm: Track the state of our irq lines from the GIC explicitly
Peter Maydell
1
-0
/
+17
2018-11-02
target/arm: Conditionalize some asserts on aarch32 support
Richard Henderson
1
-2
/
+13
2018-10-24
target/arm: Convert jazelle from feature bit to isar1 test
Richard Henderson
1
-3
/
+14
2018-10-24
target/arm: Convert division from feature bits to isar0 tests
Richard Henderson
1
-9
/
+1
2018-10-24
target/arm: Convert v8 extensions from feature bits to isar tests
Richard Henderson
1
-9
/
+18
2018-10-24
target/arm: V8M should not imply V7VE
Richard Henderson
1
-1
/
+5
2018-10-24
target/arm: Move some system registers into a substructure
Richard Henderson
1
-89
/
+89
2018-10-16
target/arm: Fix cortex-a7 id_isar0
Richard Henderson
1
-1
/
+4
2018-10-16
target/arm: Align cortex-r5 id_isar0
Richard Henderson
1
-1
/
+1
2018-09-25
target/arm: Start AArch32 CPUs with EL2 but not EL3 in Hyp mode
Peter Maydell
1
-2
/
+12
2018-08-16
target/arm: add "cortex-m0" CPU model
Stefan Hajnoczi
1
-0
/
+11
2018-08-16
target/arm: Add sve-max-vq cpu property to -cpu max
Richard Henderson
1
-3
/
+3
2018-08-14
arm: Add ARMv6-M programmer's model support
Julia Suvorova
1
-0
/
+4
[next]