index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
cpu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-11-13
target/arm/cpu: Give Cortex-A15 and -A7 the EL2 feature
Peter Maydell
1
-0
/
+2
2018-11-13
target/arm: Correctly implement handling of HCR_EL2.{VI, VF}
Peter Maydell
1
-1
/
+47
2018-11-13
target/arm: Track the state of our irq lines from the GIC explicitly
Peter Maydell
1
-0
/
+17
2018-11-02
target/arm: Conditionalize some asserts on aarch32 support
Richard Henderson
1
-2
/
+13
2018-10-24
target/arm: Convert jazelle from feature bit to isar1 test
Richard Henderson
1
-3
/
+14
2018-10-24
target/arm: Convert division from feature bits to isar0 tests
Richard Henderson
1
-9
/
+1
2018-10-24
target/arm: Convert v8 extensions from feature bits to isar tests
Richard Henderson
1
-9
/
+18
2018-10-24
target/arm: V8M should not imply V7VE
Richard Henderson
1
-1
/
+5
2018-10-24
target/arm: Move some system registers into a substructure
Richard Henderson
1
-89
/
+89
2018-10-16
target/arm: Fix cortex-a7 id_isar0
Richard Henderson
1
-1
/
+4
2018-10-16
target/arm: Align cortex-r5 id_isar0
Richard Henderson
1
-1
/
+1
2018-09-25
target/arm: Start AArch32 CPUs with EL2 but not EL3 in Hyp mode
Peter Maydell
1
-2
/
+12
2018-08-16
target/arm: add "cortex-m0" CPU model
Stefan Hajnoczi
1
-0
/
+11
2018-08-16
target/arm: Add sve-max-vq cpu property to -cpu max
Richard Henderson
1
-3
/
+3
2018-08-14
arm: Add ARMv6-M programmer's model support
Julia Suvorova
1
-0
/
+4
2018-07-02
loader: Check access size when calling rom_ptr() to avoid crashes
Thomas Huth
1
-1
/
+1
2018-06-29
target/arm: Add ID_ISAR6
Richard Henderson
1
-0
/
+4
2018-06-29
target/arm: Prune a15 features from max
Richard Henderson
1
-3
/
+0
2018-06-29
target/arm: Add ARM_FEATURE_V7VE for v7 Virtualization Extensions
Aaron Lindsay
1
-7
/
+14
2018-06-29
target/arm: Implement ARMv8.2-DotProd
Richard Henderson
1
-0
/
+1
2018-06-29
target/arm: Enable SVE for aarch64-linux-user
Richard Henderson
1
-0
/
+7
2018-06-22
target/arm: Introduce ARM_FEATURE_M_MAIN
Julia Suvorova
1
-0
/
+3
2018-06-22
target-arm: Add the Cortex-R5F
Edgar E. Iglesias
1
-0
/
+9
2018-06-15
arm: Don't crash if user tries to use a Cortex-M CPU without an NVIC
Peter Maydell
1
-0
/
+18
2018-06-12
object: fix OBJ_PROP_LINK_UNREF_ON_RELEASE ambivalence
Marc-André Lureau
1
-2
/
+2
2018-05-18
target/arm: Add the XML dynamic generation
Abdallah Bouassida
1
-0
/
+1
2018-05-15
target/arm: Fix fp_status_f16 tininess before rounding
Peter Maydell
1
-0
/
+2
2018-04-26
target/arm: Add pre-EL change hooks
Aaron Lindsay
1
-0
/
+16
2018-04-26
target/arm: Support multiple EL change hooks
Aaron Lindsay
1
-5
/
+16
2018-03-09
target/arm: Make 'any' CPU just an alias for 'max'
Peter Maydell
1
-23
/
+27
2018-03-09
target/arm: Add "-cpu max" support
Peter Maydell
1
-0
/
+24
2018-03-09
target/arm: Move definition of 'host' cpu type into cpu.c
Peter Maydell
1
-0
/
+24
2018-03-09
target/arm: Query host CPU features on-demand at instance init
Peter Maydell
1
-0
/
+13
2018-03-09
target/arm: Add a core count property
Alistair Francis
1
-0
/
+6
2018-03-02
target/arm: Enable ARM_FEATURE_V8_FCMA
Richard Henderson
1
-0
/
+1
2018-03-02
target/arm: Enable ARM_FEATURE_V8_RDM
Richard Henderson
1
-0
/
+1
2018-03-02
target/arm: Add Cortex-M33
Peter Maydell
1
-0
/
+31
2018-03-02
target/arm: Define init-svtor property for the reset secure VTOR value
Peter Maydell
1
-4
/
+14
2018-03-02
target/arm: Define an IDAU interface
Peter Maydell
1
-0
/
+15
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
1
-0
/
+1
2018-02-15
hw/intc/armv7m_nvic: Don't hardcode M profile ID registers in NVIC
Peter Maydell
1
-0
/
+28
2018-02-05
qdev: use device_class_set_parent_realize/unrealize/reset()
Philippe Mathieu-Daudé
1
-2
/
+2
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
1
-2
/
+2
2017-12-21
cpu: refactor cpu_address_space_init()
Peter Xu
1
-10
/
+3
2017-11-09
disas: Dump insn bytes along with capstone disassembly
Richard Henderson
1
-0
/
+6
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-24
/
+25
2017-10-26
tcg: Avoid setting tcg_initialize if !CONFIG_TCG
Richard Henderson
1
-0
/
+2
2017-10-25
arm: Support Capstone in disas_set_info
Richard Henderson
1
-3
/
+18
2017-10-25
target/arm: Don't set INSN_ARM_BE32 for CONFIG_USER_ONLY
Richard Henderson
1
-2
/
+7
2017-10-25
target/arm: Move BE32 disassembler fixup
Richard Henderson
1
-19
/
+0
[next]