aboutsummaryrefslogtreecommitdiff
path: root/target/alpha/translate.c
AgeCommit message (Expand)AuthorFilesLines
2024-05-15accel/tcg: Provide default implementation of disas_logRichard Henderson1-9/+0
2024-05-04target/alpha: Implement CF_PCRELRichard Henderson1-4/+25
2024-05-04target/alpha: Split out gen_pc_dispRichard Henderson1-18/+23
2024-05-04target/alpha: Split out gen_goto_tbRichard Henderson1-37/+16
2024-05-04target/alpha: Simplify gen_bcond_internal()Philippe Mathieu-Daudé1-10/+9
2024-05-04target/alpha: Return DISAS_NORETURN onceRichard Henderson1-5/+4
2024-05-04target/alpha: Inline DISAS_PC_UPDATED and return DISAS_NORETURNRichard Henderson1-2/+4
2024-05-04target/alpha: Use DISAS_NEXT definition instead of magic '0' valueRichard Henderson1-2/+4
2024-05-04target/alpha: Hoist branch shift to initial decodeRichard Henderson1-3/+3
2024-03-12target/alpha: Prefer fast cpu_env() over slower CPU QOM cast macroPhilippe Mathieu-Daudé1-2/+2
2024-02-03target/alpha: Use TCG_COND_TSTNE for gen_fold_mzeroRichard Henderson1-26/+23
2024-02-03target/alpha: Use TCG_COND_TST{EQ,NE} for CMOVLB{C,S}Richard Henderson1-6/+2
2024-02-03target/alpha: Use TCG_COND_TST{EQ,NE} for BLB{C,S}Richard Henderson1-10/+10
2024-02-03target/alpha: Pass immediate value to gen_bcond_internal()Richard Henderson1-14/+7
2024-02-03target/alpha: Split out alpha_env_mmu_indexRichard Henderson1-1/+1
2024-01-29target: Use vaddr in gen_intermediate_codeAnton Johansson1-1/+1
2023-10-04accel/tcg: Replace CPUState.env_ptr with cpu_env()Richard Henderson1-2/+2
2023-10-03tcg: Rename cpu_env to tcg_envRichard Henderson1-71/+71
2023-08-31target/translate: Remove unnecessary 'exec/cpu_ldst.h' headerPhilippe Mathieu-Daudé1-1/+0
2023-08-24target/alpha: Use tcg_gen_movcond_i64 in gen_fold_mzeroRichard Henderson1-4/+3
2023-07-25other architectures: spelling fixesMichael Tokarev1-1/+1
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson1-11/+4
2023-06-05tcg: Pass TCGHelperInfo to tcg_gen_callNRichard Henderson1-0/+3
2023-05-05target/alpha: Use MO_ALIGN where requiredRichard Henderson1-16/+20
2023-05-05target/alpha: Use MO_ALIGN for system UNALIGN()Richard Henderson1-1/+1
2023-03-05target/alpha: Drop tcg_temp_freeRichard Henderson1-70/+0
2023-03-05accel/tcg: Remove translator_loop_temp_checkRichard Henderson1-1/+0
2023-03-01accel/tcg: Pass max_insn to gen_intermediate_code by pointerRichard Henderson1-1/+1
2022-10-26target/alpha: Convert to tcg_ops restore_state_to_opcRichard Henderson1-6/+0
2022-09-06accel/tcg: Add pc and host_pc params to gen_intermediate_codeRichard Henderson1-2/+3
2022-04-20exec/translator: Pass the locked filepointer to disas_log hookRichard Henderson1-3/+4
2022-04-06Replace config-time define HOST_WORDS_BIGENDIANMarc-André Lureau1-1/+1
2022-03-06misc: Remove unnecessary "sysemu/cpu-timers.h" includePhilippe Mathieu-Daudé1-1/+0
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot1-16/+16
2022-01-06target/alpha: Implement prctl_unalign_sigbusRichard Henderson1-9/+22
2021-10-15target/alpha: Drop checks for singlestep_enabledRichard Henderson1-10/+3
2021-10-13target/alpha: Reorg integer memory operationsRichard Henderson1-64/+40
2021-10-13target/alpha: Reorg fp memory operationsRichard Henderson1-26/+57
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich1-1/+1
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-16/+0
2021-07-21target/alpha: Drop goto_tb path in gen_call_palRichard Henderson1-13/+2
2021-07-13target/alpha: Use tcg_constant_* elsewhereRichard Henderson1-32/+14
2021-07-13target/alpha: Use tcg_constant_i64 for zero and litRichard Henderson1-14/+2
2021-07-13target/alpha: Use dest_sink for HW_RET temporaryRichard Henderson1-1/+1
2021-07-13target/alpha: Store set into rx flagRichard Henderson1-5/+1
2021-07-09target/alpha: Use translator_use_goto_tbRichard Henderson1-6/+1
2021-07-09target/alpha: Remove in_superpageRichard Henderson1-22/+2
2021-07-09target/alpha: Remove use_exit_tbRichard Henderson1-13/+2
2021-07-09tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé1-1/+0
2021-06-28target/alpha: Honor the FEN bitRichard Henderson1-0/+75