index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2014-10-06
gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flag
Peter Maydell
1
-0
/
+1
2014-09-25
target-xtensa: Use cpu_exec_interrupt qom hook
Richard Henderson
3
-0
/
+12
2014-09-12
cpu-exec: Make debug_excp_handler a QOM CPU method
Peter Maydell
3
-4
/
+5
2014-08-12
trace: [tcg] Include TCG-tracing header on all targets
Lluís Vilanova
1
-0
/
+3
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
2
-1
/
+2
2014-06-05
softmmu: commonize helper definitions
Paolo Bonzini
1
-14
/
+1
2014-06-05
softmmu: move ALIGNED_ONLY to cpu.h
Paolo Bonzini
2
-1
/
+1
2014-06-05
softmmu: make do_unaligned_access a method of CPU
Paolo Bonzini
3
-6
/
+7
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
4
-9
/
+4
2014-05-26
target-xtensa: fix cross-page jumps/calls at the end of TB
Max Filippov
1
-2
/
+2
2014-03-13
cputlb: Change tlb_set_page() argument to CPUState
Andreas Färber
1
-4
/
+4
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+3
2014-03-13
cputlb: Change tlb_flush_page() argument to CPUState
Andreas Färber
1
-4
/
+6
2014-03-13
cpu-exec: Change cpu_resume_from_signal() argument to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
exec: Change cpu_watchpoint_{insert,remove{,_by_ref,_all}} argument
Andreas Färber
1
-3
/
+6
2014-03-13
translate-all: Change cpu_restore_state() argument to CPUState
Andreas Färber
1
-2
/
+4
2014-03-13
cpu-exec: Change cpu_loop_exit() argument to CPUState
Andreas Färber
1
-2
/
+2
2014-03-13
exec: Change tlb_fill() argument to CPUState
Andreas Färber
1
-2
/
+4
2014-03-13
cpu: Move breakpoints field from CPU_COMMON to CPUState
Andreas Färber
1
-2
/
+3
2014-03-13
cpu: Move watchpoint fields from CPU_COMMON to CPUState
Andreas Färber
2
-4
/
+6
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
2
-10
/
+14
2014-03-13
cpu: Turn cpu_has_work() into a CPUClass hook
Andreas Färber
2
-7
/
+8
2014-03-13
target-xtensa: Clean up ENV_GET_CPU() usage
Andreas Färber
2
-2
/
+4
2014-02-24
target-xtensa: provide HW confg ID registers
Max Filippov
4
-3
/
+21
2014-02-24
target-xtensa: refactor standard core configuration
Max Filippov
4
-21
/
+13
2014-02-24
target-xtensa: add basic checks to icache opcodes
Max Filippov
3
-0
/
+33
2014-02-24
target-xtensa: add basic checks to dcache opcodes
Max Filippov
1
-0
/
+38
2014-02-24
target-xtensa: add RRRI4 opcode format fields
Max Filippov
1
-0
/
+9
2014-02-11
exec: Make ldl_*_phys input an AddressSpace
Edgar E. Iglesias
1
-1
/
+2
2014-02-11
exec: Make tb_invalidate_phys_addr input an AS
Edgar E. Iglesias
1
-1
/
+2
2013-11-08
target-xtensa: add missing DEBUG section to dc233c config
Max Filippov
1
-0
/
+1
2013-10-15
target-xtensa: add in_asm logging
Max Filippov
1
-0
/
+8
2013-10-10
tcg: Move helper registration into tcg_context_init
Richard Henderson
1
-2
/
+0
2013-09-02
target: Include softmmu_exec.h where forgotten
Richard Henderson
1
-0
/
+1
2013-09-02
tcg: Change tcg_gen_exit_tb argument to uintptr_t
Richard Henderson
1
-1
/
+1
2013-08-22
aio / timers: Switch entire codebase to the new timer API
Alex Bligh
1
-1
/
+1
2013-08-05
Merge remote-tracking branch 'filippov/tags/20130729-xtensa' into staging
Anthony Liguori
3
-23
/
+53
2013-07-29
target-xtensa: check register window inline
Max Filippov
1
-8
/
+25
2013-07-29
target-xtensa: don't generate dead code to access invalid SRs
Max Filippov
1
-13
/
+18
2013-07-29
target-xtensa: avoid double-stopping at breakpoints
Max Filippov
3
-2
/
+8
2013-07-29
target-xtensa: add fallthrough markers
Max Filippov
1
-0
/
+2
2013-07-29
cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"
Andreas Färber
1
-0
/
+2
2013-07-27
cpu: Introduce CPUClass::gdb_{read,write}_register()
Andreas Färber
4
-2
/
+14
2013-07-27
gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functions
Andreas Färber
1
-6
/
+8
2013-07-27
target-xtensa: Move cpu_gdb_{read,write}_register()
Andreas Färber
1
-0
/
+100
2013-07-26
cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regs
Andreas Färber
2
-0
/
+11
2013-07-26
target-xtensa: Introduce XtensaCPU subclasses
Andreas Färber
3
-12
/
+47
2013-07-23
exec: Change cpu_memory_rw_debug() argument to CPUState
Andreas Färber
1
-5
/
+5
2013-07-23
cpu: Turn cpu_get_phys_page_debug() into a CPUClass hook
Andreas Färber
4
-5
/
+10
2013-07-23
cpu: Move singlestep_enabled field from CPU_COMMON to CPUState
Andreas Färber
1
-3
/
+4
[next]