index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-xtensa
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2012-12-15
target-xtensa: fix ITLB/DTLB page protection flags
Max Filippov
1
-1
/
+2
2012-12-08
target-xtensa: implement CACHEATTR SR
Max Filippov
1
-1
/
+20
2012-12-08
target-xtensa: implement ATOMCTL SR
Max Filippov
1
-14
/
+42
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
1
-1
/
+1
2012-06-25
target-xtensa: drop usage of prev_debug_excp_handler
Igor Mammedov
1
-7
/
+1
2012-06-09
target-xtensa: control page table lookup explicitly
Max Filippov
1
-5
/
+5
2012-06-09
target-xtensa: update autorefill TLB entries conditionally
Max Filippov
1
-24
/
+32
2012-06-09
target-xtensa: update EXCVADDR in case of page table lookup
Max Filippov
1
-0
/
+1
2012-06-04
Kill off cpu_state_reset()
Andreas Färber
1
-5
/
+0
2012-06-04
target-xtensa: Let cpu_xtensa_init() return XtensaCPU
Andreas Färber
1
-2
/
+2
2012-04-14
target-xtensa: Start QOM'ifying CPU init
Andreas Färber
1
-1
/
+0
2012-04-14
target-xtensa: QOM'ify CPU reset
Andreas Färber
1
-13
/
+2
2012-04-14
target-xtensa: QOM'ify CPU
Andreas Färber
1
-1
/
+3
2012-03-14
target-xtensa: Don't overuse CPUState
Andreas Färber
1
-20
/
+20
2012-03-14
Rename cpu_reset() to cpu_state_reset()
Andreas Färber
1
-1
/
+1
2012-03-03
Merge branch 'upstream' of git://qemu.weilnetz.de/qemu
Blue Swirl
1
-1
/
+0
2012-02-28
target-xtensa: Clean includes
Stefan Weil
1
-1
/
+0
2012-02-20
target-xtensa: add DBREAK data breakpoints
Max Filippov
1
-0
/
+41
2012-02-18
target-xtensa: implement instruction breakpoints
Max Filippov
1
-0
/
+2
2012-02-18
target-xtensa: implement info tlb monitor command
Max Filippov
1
-0
/
+67
2011-11-26
target-xtensa: fix MMUv3 initialization
Max Filippov
1
-1
/
+1
2011-10-16
target-xtensa: extract core configuration from overlay
Max Filippov
1
-13
/
+14
2011-10-16
target-xtensa: remove hand-written xtensa cores implementations
Max Filippov
1
-224
/
+2
2011-09-10
target-xtensa: add dc232b core and board
Max Filippov
1
-0
/
+168
2011-09-10
target-xtensa: implement memory protection options
Max Filippov
1
-1
/
+339
2011-09-10
target-xtensa: add gdb support
Max Filippov
1
-0
/
+11
2011-09-10
target-xtensa: implement relocatable vectors
Max Filippov
1
-2
/
+16
2011-09-10
target-xtensa: implement interrupt option
Max Filippov
1
-1
/
+97
2011-09-10
target-xtensa: implement unaligned exception option
Max Filippov
1
-1
/
+3
2011-09-10
target-xtensa: implement extended L32R
Max Filippov
1
-0
/
+1
2011-09-10
target-xtensa: implement windowed registers
Max Filippov
1
-0
/
+1
2011-09-10
target-xtensa: implement exceptions
Max Filippov
1
-1
/
+36
2011-09-10
target-xtensa: add PS register and access control
Max Filippov
1
-0
/
+1
2011-09-10
target-xtensa: implement disas_xtensa_insn
Max Filippov
1
-2
/
+25
2011-09-10
target-xtensa: add target stubs
Max Filippov
1
-0
/
+73