aboutsummaryrefslogtreecommitdiff
path: root/target-tricore
AgeCommit message (Expand)AuthorFilesLines
2015-04-04target-tricore: Fix check which was always falseStefan Weil1-1/+1
2015-03-30target-tricore: fix CACHEA/I_POSTINC/PREINC using data register..Bastian Koppelmann1-4/+4
2015-03-24target-tricore: properly fix dvinit_b/h_13Bastian Koppelmann1-30/+10
2015-03-24target-tricore: fix RRPW_DEXTR using wrong regBastian Koppelmann1-2/+2
2015-03-24target-tricore: fix DVINIT_HU/BU calculating overflow before resultBastian Koppelmann1-12/+18
2015-03-24target-tricore: Fix two helper functions (clang warnings)Stefan Weil1-6/+6
2015-03-19Fix typos in commentsViswesh1-11/+11
2015-03-16target-tricore: Add instructions of SYS opcode formatBastian Koppelmann4-0/+175
2015-03-16target-tricore: Add instructions of RRRW opcode formatBastian Koppelmann1-0/+63
2015-03-16target-tricore: Add instructions of RRRR opcode formatBastian Koppelmann1-0/+56
2015-03-16target-tricore: Add instructions of RRR1 opcode format, which have 0xe3 as fi...Bastian Koppelmann4-2/+415
2015-03-16target-tricore: Add instructions of RRR1 opcode format, which have 0x63 as fi...Bastian Koppelmann4-2/+600
2015-03-16target-tricore: Add instructions of RRR1 opcode format, which have 0xa3 as fi...Bastian Koppelmann4-24/+493
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson1-4/+2
2015-03-10cpu: Make cpu_init() return QOM CPUState objectEduardo Habkost1-9/+1
2015-03-03target-tricore: Add instructions of RRR1 opcode format, which have 0xc3 as fi...Bastian Koppelmann3-0/+418
2015-03-03target-tricore: Add instructions of RRR1 opcode format, which have 0x43 as fi...Bastian Koppelmann4-4/+588
2015-03-03target-tricore: Add instructions of RRR1 opcode format, which have 0x83 as fi...Bastian Koppelmann3-0/+534
2015-03-03target-tricore: Add instructions of RRR2 opcode formatBastian Koppelmann2-15/+136
2015-03-03target-tricore: fix msub32_suov return wrong resultsBastian Koppelmann1-6/+21
2015-03-03target-tricore: Fix RLC_ADDI, RLC_ADDIH using wrong microcode helperBastian Koppelmann1-2/+2
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson1-3/+1
2015-02-12tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson1-1/+0
2015-01-27target-tricore: Add instructions of RRR opcode formatBastian Koppelmann4-1/+319
2015-01-27target-tricore: Add instructions of RRPW opcode formatBastian Koppelmann1-0/+70
2015-01-27target-tricore: Add instructions of RR2 opcode formatBastian Koppelmann1-0/+37
2015-01-27target-tricore: Add instructions of RR1 opcode format, that have 0x93 as firs...Bastian Koppelmann1-0/+182
2015-01-26target-tricore: split up suov32 into suov32_pos and suov32_negBastian Koppelmann1-15/+26
2015-01-26target-tricore: Fix bugs found by coverityBastian Koppelmann2-1/+3
2015-01-26target-tricore: calculate av bits before saturationBastian Koppelmann1-12/+16
2015-01-26target-tricore: Several translator and cpu model fixesBastian Koppelmann3-4/+5
2015-01-26target-tricore: Add missing ULL suffix on 64 bit constantPeter Maydell1-1/+1
2015-01-15target-tricore: Fix new typosStefan Weil3-4/+4
2015-01-09Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-1/+1
2015-01-03gen-icount: check cflags instead of use_icount globalPaolo Bonzini1-1/+1
2014-12-21target-tricore: Add instructions of RR1 opcode format, that have 0xb3 as firs...Bastian Koppelmann3-0/+273
2014-12-21target-tricore: Fix MFCR/MTCR insn and B format offset.Bastian Koppelmann2-2/+6
2014-12-21target-tricore: Add missing 1.6 insn of BOL opcode formatBastian Koppelmann2-1/+54
2014-12-21target-tricore: Add instructions of RR opcode format, that have 0x4b as the f...Bastian Koppelmann4-1/+390
2014-12-21target-tricore: Add instructions of RR opcode format, that have 0x1 as the fi...Bastian Koppelmann1-0/+97
2014-12-21target-tricore: Add instructions of RR opcode format, that have 0xf as the fi...Bastian Koppelmann3-0/+250
2014-12-21target-tricore: Add instructions of RR opcode format, that have 0xb as the fi...Bastian Koppelmann4-2/+942
2014-12-21target-tricore: Change SSOV/SUOV makro name to SSOV32/SUOV32Bastian Koppelmann1-76/+58
2014-12-21target-tricore: Fix mask handling JNZ.T being 7 bit longBastian Koppelmann1-2/+2
2014-12-21target-tricore: pretty-print register dump and show more status registersAlex Zuepke1-6/+15
2014-12-21target-tricore: add missing 64-bit MOV in RLC formatAlex Zuepke2-0/+13
2014-12-21target-tricore: typo in BOL formatAlex Zuepke2-3/+3
2014-12-21target-tricore: fix offset masking in BOL formatAlex Zuepke1-1/+1
2014-12-10target-tricore: Add instructions of RCR opcode formatBastian Koppelmann4-1/+657
2014-12-10target-tricore: Add instructions of RLC opcode formatBastian Koppelmann5-0/+252