index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-tricore
/
op_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-01-27
target-tricore: Add instructions of RRR opcode format
Bastian Koppelmann
1
-0
/
+160
2015-01-26
target-tricore: split up suov32 into suov32_pos and suov32_neg
Bastian Koppelmann
1
-15
/
+26
2015-01-26
target-tricore: calculate av bits before saturation
Bastian Koppelmann
1
-12
/
+16
2015-01-26
target-tricore: Several translator and cpu model fixes
Bastian Koppelmann
1
-0
/
+1
2015-01-26
target-tricore: Add missing ULL suffix on 64 bit constant
Peter Maydell
1
-1
/
+1
2014-12-21
target-tricore: Add instructions of RR1 opcode format, that have 0xb3 as firs...
Bastian Koppelmann
1
-0
/
+72
2014-12-21
target-tricore: Add instructions of RR opcode format, that have 0x4b as the f...
Bastian Koppelmann
1
-0
/
+195
2014-12-21
target-tricore: Add instructions of RR opcode format, that have 0xf as the fi...
Bastian Koppelmann
1
-0
/
+160
2014-12-21
target-tricore: Add instructions of RR opcode format, that have 0xb as the fi...
Bastian Koppelmann
1
-0
/
+525
2014-12-21
target-tricore: Change SSOV/SUOV makro name to SSOV32/SUOV32
Bastian Koppelmann
1
-76
/
+58
2014-12-10
target-tricore: Add instructions of RCR opcode format
Bastian Koppelmann
1
-0
/
+168
2014-12-10
target-tricore: Add instructions of RLC opcode format
Bastian Koppelmann
1
-0
/
+11
2014-12-10
target-tricore: Add instructions of RC opcode format
Bastian Koppelmann
1
-0
/
+99
2014-10-20
target-tricore: Add instructions of BO opcode format
Bastian Koppelmann
1
-0
/
+36
2014-10-20
target-tricore: Add instructions of ABS, ABSB opcode format
Bastian Koppelmann
1
-0
/
+45
2014-10-20
target-tricore: Cleanup and Bugfixes
Bastian Koppelmann
1
-26
/
+21
2014-09-01
target-tricore: Add instructions of SR opcode format
Bastian Koppelmann
1
-0
/
+52
2014-09-01
target-tricore: Add instructions of SC opcode format
Bastian Koppelmann
1
-0
/
+59
2014-09-01
target-tricore: Add instructions of SB opcode format
Bastian Koppelmann
1
-0
/
+180
2014-09-01
target-tricore: Add instructions of SRR opcode format
Bastian Koppelmann
1
-0
/
+43
2014-09-01
target-tricore: Add softmmu support
Bastian Koppelmann
1
-1
/
+32
2014-09-01
target-tricore: Add target stubs and qom-cpu
Bastian Koppelmann
1
-0
/
+27