aboutsummaryrefslogtreecommitdiff
path: root/target-tilegx
AgeCommit message (Expand)AuthorFilesLines
2015-09-15target-tilegx: Handle v1shl, v1shru, v1shrsRichard Henderson4-2/+76
2015-09-15target-tilegx: Handle v1shli, v1shruiRichard Henderson1-0/+14
2015-09-15target-tilegx: Handle v4int_l/hRichard Henderson1-0/+8
2015-09-15target-tilegx: Handle atomic instructionsRichard Henderson2-2/+82
2015-09-15target-tilegx: Handle mtspr, mfsprRichard Henderson1-3/+73
2015-09-15target-tilegx: Handle v1cmpeq, v1cmpneRichard Henderson1-0/+51
2015-09-15target-tilegx: Handle mask instructionsRichard Henderson1-2/+9
2015-09-15target-tilegx: Handle scalar multiply instructionsRichard Henderson1-0/+112
2015-09-15target-tilegx: Handle conditional move instructionsRichard Henderson1-1/+8
2015-09-15target-tilegx: Handle shift instructionsRichard Henderson1-2/+54
2015-09-15target-tilegx: Handle bitfield instructionsRichard Henderson1-0/+74
2015-09-15target-tilegx: Implement system and memory management instructionsRichard Henderson1-23/+54
2015-09-15target-tilegx: Handle comparison instructionsRichard Henderson1-6/+33
2015-09-15target-tilegx: Handle conditional branch instructionsRichard Henderson1-13/+38
2015-09-15target-tilegx: Handle unconditional jump instructionsRichard Henderson1-17/+41
2015-09-15target-tilegx: Handle post-increment load and store instructionsRichard Henderson1-8/+86
2015-09-15target-tilegx: Handle basic load and store instructionsRichard Henderson1-15/+115
2015-09-15target-tilegx: Handle most bit manipulation instructionsRichard Henderson3-1/+79
2015-09-15target-tilegx: Handle arithmetic instructionsRichard Henderson1-6/+90
2015-09-15target-tilegx: Handle simple logical operationsRichard Henderson1-3/+96
2015-09-15target-tilegx: Add TILE-Gx building filesChen Gang1-0/+1
2015-09-15target-tilegx: Generate SEGV properlyRichard Henderson2-1/+6
2015-09-15target-tilegx: Framework for decoding bundlesRichard Henderson1-0/+1145
2015-09-15target-tilegx: Add several helpers for instructions translationChen Gang2-0/+74
2015-09-15target-tilegx: Add cpu basic features for linux-userChen Gang2-0/+345
2015-09-15target-tilegx: Add special register information from Tilera CorporationChen Gang1-0/+216
2015-09-15target-tilegx: Fix LDNA_ADD_IMM8_OPCODE_X1Richard Henderson1-1/+1
2015-09-15target-tilegx: Modify _SPECIAL_ opcodesRichard Henderson1-2/+2
2015-09-15target-tilegx: Modify opcode_tilegx.h to fit QEMU usageChen Gang1-110/+110
2015-09-15target-tilegx: Add opcode basic implementation from Tilera CorporationChen Gang1-0/+1406
generated by cgit v1.1 at 2024-11-19 15:28:16 +0000