index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-tilegx
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-178
/
+0
2016-07-12
target-*: Clean up cpu.h header guards
Markus Armbruster
1
-2
/
+3
2016-06-29
target-*: Don't redefine cpu_exec()
Peter Crosthwaite
1
-2
/
+0
2016-05-19
cpu: move exec-all.h inclusion out of cpu.h
Paolo Bonzini
1
-2
/
+0
2016-05-12
tb: consistently use uint32_t for tb->flags
Emilio G. Cota
1
-1
/
+1
2016-02-23
all: Clean up includes
Peter Maydell
1
-1
/
+0
2015-10-08
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20151007' into staging
Peter Maydell
1
-1
/
+0
2015-10-07
target-*: Drop cpu_gen_code define
Richard Henderson
1
-1
/
+0
2015-10-07
target-tilegx: Support iret instruction and related special registers
Chen Gang
1
-0
/
+2
2015-10-07
target-tilegx: Use TILEGX_EXCP_SIGNAL instead of TILEGX_EXCP_SEGV
Richard Henderson
1
-2
/
+1
2015-10-07
target-tilegx: Decode ill pseudo-instructions
Chen Gang
1
-1
/
+4
2015-09-15
target-tilegx: Handle atomic instructions
Richard Henderson
1
-1
/
+3
2015-09-15
target-tilegx: Generate SEGV properly
Richard Henderson
1
-0
/
+2
2015-09-15
target-tilegx: Add cpu basic features for linux-user
Chen Gang
1
-0
/
+175