index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sh4
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2013-04-08
hw: move headers to include/
Paolo Bonzini
1
-1
/
+1
2013-03-12
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
Andreas Färber
1
-4
/
+8
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-2
/
+3
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
1
-9
/
+9
2012-03-14
target-sh4: Don't overuse CPUState
Andreas Färber
1
-14
/
+14
2011-12-05
Merge remote-tracking branch 'stefanha/trivial-patches' into staging
Anthony Liguori
1
-1
/
+1
2011-12-02
fix spelling in target sub directory
Dong Xu Wang
1
-1
/
+1
2011-11-24
sh_intc: convert interrupt controller to memory API
Benoît Canet
1
-0
/
+3
2011-08-07
Remove unused is_softmmu parameter from cpu_handle_mmu_fault
Blue Swirl
1
-2
/
+2
2011-06-26
Remove exec-all.h include directives
Blue Swirl
1
-1
/
+0
2011-03-03
target-sh4: move intr_at_halt out of cpu_halted()
Aurelien Jarno
1
-2
/
+2
2011-01-26
target-sh4: update PTEH upon MMU exception
Alexandre Courbot
1
-0
/
+4
2011-01-26
sh4: implement missing mmaped TLB read functions
Aurelien Jarno
1
-0
/
+74
2011-01-26
sh4: implement missing mmaped TLB write functions
Aurelien Jarno
1
-1
/
+61
2011-01-25
target-sh4: fix index of address read error exception
Alexandre Courbot
1
-1
/
+1
2011-01-25
target-sh4: fix TLB invalidation code
Alexandre Courbot
1
-2
/
+2
2011-01-15
target-sh4: correct use of ! and &
Aurelien Jarno
1
-2
/
+2
2011-01-10
target-sh4: improve TLB
Aurelien Jarno
1
-21
/
+44
2011-01-09
target-sh4: implement writes to mmaped ITLB
Aurelien Jarno
1
-0
/
+19
2010-03-18
Replace assert(0) with abort() or cpu_abort()
Blue Swirl
1
-3
/
+3
2010-03-17
Large page TLB flush
Paul Brook
1
-1
/
+2
2010-03-12
Remove cpu_get_phys_page_debug from userspace emulation
Paul Brook
1
-5
/
+0
2010-02-14
Fix incorrect exception_index use
Blue Swirl
1
-1
/
+1
2010-02-09
target-sh4: MMU: separate execute and read/write permissions
Aurelien Jarno
1
-21
/
+6
2010-02-09
target-sh4: MMU: fix store queue addresses
Aurelien Jarno
1
-1
/
+1
2010-02-09
target-sh4: MMU: remove dead code
Aurelien Jarno
1
-18
/
+0
2010-02-09
target-sh4: MMU: optimize UTLB accesses
Aurelien Jarno
1
-24
/
+14
2010-02-09
target-sh4: MMU: fix ITLB priviledge check
Aurelien Jarno
1
-1
/
+1
2010-02-09
target-sh4: MMU: simplify call to tlb_set_page()
Aurelien Jarno
1
-6
/
+3
2010-02-09
sh7750: handle MMUCR TI bit
Aurelien Jarno
1
-0
/
+18
2009-10-01
Revert "Get rid of _t suffix"
Anthony Liguori
1
-3
/
+3
2009-10-01
Get rid of _t suffix
malc
1
-3
/
+3
2009-07-16
Update to a hopefully more future proof FSF address
Blue Swirl
1
-2
/
+1
2009-05-13
Include assert.h from qemu-common.h
Paul Brook
1
-1
/
+0
2009-04-03
SH: Fix linux-user _is_cached typo.
edgar_igl
1
-1
/
+1
2009-04-03
SH: Add cpu_sh4_is_cached for linux-user.
edgar_igl
1
-0
/
+6
2009-04-01
SH: Improve movca.l/ocbi emulation.
edgar_igl
1
-0
/
+44
2009-03-03
SH4: Fixed last UTLB unused and URB/URC management
aurel32
1
-1
/
+1
2009-03-03
SH4: Fixed last UTLB unused
aurel32
1
-1
/
+1
2009-03-03
SH4: Fixed last UTLB unused
aurel32
1
-1
/
+1
2009-03-03
clean build: Fix remaining sh4 warnings
aurel32
1
-7
/
+7
2009-01-15
global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)
aliguori
1
-1
/
+1
2009-01-15
Convert references to logfile/loglevel to use qemu_log*() macros
aliguori
1
-3
/
+3
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
1
-1
/
+1
2008-12-10
target-sh4: Add SH bit handling to TLB
aurel32
1
-6
/
+6
2008-12-07
SH4: Eliminate P4 to A7 mangling (Takashi YOSHII).
balrog
1
-12
/
+0
2008-12-07
SH: On-chip PCI controller support (Takashi YOSHII).
balrog
1
-0
/
+3
2008-11-21
target-sh4: fix TLB/MMU emulation
aurel32
1
-36
/
+29
2008-08-22
[sh4] MMU bug fix
aurel32
1
-3
/
+20
2008-08-22
[sh4] memory mapped TLB entries
aurel32
1
-11
/
+111
[next]