aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/translate_init.c
AgeCommit message (Expand)AuthorFilesLines
2014-06-16target-ppc: Support VSX in PPC User ModeTom Musta1-0/+1
2014-06-16target-ppc: Allow little-endian user mode.Doug Kwan1-0/+3
2014-06-16PPC: e500: Fix MMUCSR0 emulationAlex Zuepke1-3/+1
2014-06-16KVM: PPC: Enable compatibility modeAlexey Kardashevskiy1-0/+5
2014-06-16spapr: Limit threads per core according to current compatibility modeAlexey Kardashevskiy1-0/+27
2014-06-16target-ppc: Define Processor Compatibility MasksAlexey Kardashevskiy1-0/+3
2014-06-16target-ppc: Implement "compat" CPU optionAlexey Kardashevskiy1-0/+34
2014-06-16target-ppc: Add "compat" CPU optionAlexey Kardashevskiy1-0/+75
2014-06-16target-ppc: Introduce callback for interrupt endiannessGreg Kurz1-0/+16
2014-06-16PPC: Properly emulate L1CSR0 and L1CSR1Alexander Graf1-3/+11
2014-06-16PPC: Add L1CFG1 SPR emulationAlexander Graf1-1/+7
2014-06-16PPC: Fix SPR access control of L1CFG0Alexander Graf1-4/+4
2014-06-16target-ppc: Eliminate Magic Number MSR MasksTom Musta1-54/+776
2014-06-16target-ppc: Move alias lookup after class lookupAlexey Kardashevskiy1-7/+11
2014-04-08PPC: Add l1 cache sizes for 970 and above systemsAlexander Graf1-0/+8
2014-03-27target-ppc: MSR_POW not supported on POWER7/7+/8Anton Blanchard1-3/+3
2014-03-27target-ppc: POWER7+ supports the MSR_VSX bitAnton Blanchard1-1/+1
2014-03-27target-ppc: POWER8 supports iselAnton Blanchard1-1/+1
2014-03-27target-ppc: POWER8 supports the MSR_LE bitAnton Blanchard1-1/+1
2014-03-20target-ppc: Introduce powerisa-207-server flagAlexey Kardashevskiy1-1/+2
2014-03-20target-ppc: Force CPU threads count to be a power of 2Bharata B Rao1-0/+6
2014-03-20target-ppc: Fix overallocation of opcode tablesStuart Brady1-1/+1
2014-03-20target-ppc: Reset SPRs on CPU resetAlexey Kardashevskiy1-1/+11
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber1-1/+1
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber1-2/+3
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber1-1/+1
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber1-1/+3
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber1-20/+1
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber1-0/+9
2014-03-05target-ppc: spapr: e500: fix to use cpu_dt_idAlexey Kardashevskiy1-0/+1
2014-03-05target-ppc: add PowerPCCPU::cpu_dt_idAlexey Kardashevskiy1-6/+4
2014-03-05target-ppc: Altivec 2.07: Add Instruction FlagTom Musta1-1/+1
2014-03-05target-ppc: Load QuadwordTom Musta1-1/+1
2014-03-05target-ppc: Add Flag for ISA 2.07 Load/Store Quadword InstructionsTom Musta1-1/+2
2014-03-05target-ppc: Add Target Address SPR (TAR) to Power8Tom Musta1-1/+13
2014-03-05target-ppc: Add Flag for bctarTom Musta1-1/+1
2014-03-05target-ppc: Enable frsqrtes on Power7 and Power8Tom Musta1-0/+3
2014-03-05target-ppc: Add Flag for Power ISA V2.06 Floating Point Test InstructionsTom Musta1-3/+6
2014-03-05target-ppc: Fix and enable fri[mnpz]Tom Musta1-0/+3
2014-03-05target-ppc: Add Flag for ISA V2.06 Floating Point ConversionTom Musta1-3/+3
2014-03-05target-ppc: Add Flag for ISA2.06 Atomic InstructionsTom Musta1-3/+6
2014-03-05target-ppc: Add Flag for ISA2.06 Divide Extended InstructionsTom Musta1-3/+3
2014-03-05target-ppc: Add ISA2.06 bpermd InstructionTom Musta1-4/+7
2014-03-05target-ppc: VSX Stage 4: Add VSX 2.07 FlagTom Musta1-1/+1
2014-03-05target-ppc: disable unsupported modes for SPR_CTRL/SPR_UCTRLAlexey Kardashevskiy1-6/+6
2014-03-05PPC: KVM: add support for LPCRGreg Kurz1-1/+15
2014-03-05PPC: KVM: fix "set one register"Alexey Kardashevskiy1-0/+3
2014-03-05target-ppc: fix Authority Mask Register init valueAlexey Kardashevskiy1-1/+1
2014-03-05target-ppc: remove unsupported SPRs from 970 and P5+Alexey Kardashevskiy1-39/+0
2014-03-05target-ppc: remove embedded MMU SPRs from 970, P5+/7/7+/8Alexey Kardashevskiy1-46/+0
generated by cgit v1.1 at 2024-12-29 02:46:53 +0000