index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
int_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-03-05
target-ppc: Altivec 2.07: Vector Permute and Exclusive OR
Tom Musta
1
-0
/
+14
2014-03-05
target-ppc: Altivec 2.07: Vector SHA Sigma Instructions
Tom Musta
1
-0
/
+82
2014-03-05
target-ppc: Altivec 2.07: AES Instructions
Tom Musta
1
-0
/
+280
2014-03-05
target-ppc: Altivec 2.07: Binary Coded Decimal Instructions
Tom Musta
1
-0
/
+201
2014-03-05
target-ppc: Altivec 2.07: Vector Polynomial Multiply Sum
Tom Musta
1
-0
/
+70
2014-03-05
target-ppc: Altivec 2.07: Vector Gather Bits by Bytes
Tom Musta
1
-0
/
+276
2014-03-05
target-ppc: Altivec 2.07: Doubleword Compares
Tom Musta
1
-4
/
+10
2014-03-05
target-ppc: Altivec 2.07: vbpermq Instruction
Tom Musta
1
-0
/
+31
2014-03-05
target-ppc: Altivec 2.07: Quadword Addition and Subtracation
Tom Musta
1
-0
/
+185
2014-03-05
target-ppc: Altivec 2.07: Vector Doubleword Rotate and Shift Instructions
Tom Musta
1
-0
/
+4
2014-03-05
target-ppc: Altivec 2.07: Change Bit Masks to Support 64-bit Rotates and Shifts
Tom Musta
1
-25
/
+15
2014-03-05
target-ppc: Altivec 2.07: Unpack Signed Word Instructions
Tom Musta
1
-0
/
+2
2014-03-05
target-ppc: Altivec 2.07: Pack Doubleword Instructions
Tom Musta
1
-0
/
+4
2014-03-05
target-ppc: Altivec 2.07: Vector Min/Max Doubleword Instructions
Tom Musta
1
-0
/
+2
2014-03-05
target-ppc: Altivec 2.07: Vector Population Count Instructions
Tom Musta
1
-0
/
+14
2014-03-05
target-ppc: Altivec 2.07: Add Vector Count Leading Zeroes
Tom Musta
1
-0
/
+29
2014-03-05
target-ppc: Altivec 2.07: vmuluw Instruction
Tom Musta
1
-0
/
+1
2014-03-05
target-ppc: Altivec 2.07: Multiply Even/Odd Word Instructions
Tom Musta
1
-0
/
+2
2014-03-05
target-ppc: Altivec 2.07: Change VMUL_DO to Support 64-bit Integers
Tom Musta
1
-12
/
+14
2014-03-05
target-ppc: Altivec 2.07: Add/Subtract Unsigned Doubleword Modulo
Tom Musta
1
-0
/
+1
2014-03-05
target-ppc: Add ISA 2.06 divwe[o] Instructions
Tom Musta
1
-0
/
+32
2014-03-05
target-ppc: Add ISA 2.06 divweu[o] Instructions
Tom Musta
1
-0
/
+31
2014-03-05
target-ppc: Add ISA2.06 divde[o] Instructions
Tom Musta
1
-0
/
+23
2014-03-05
target-ppc: Add ISA2.06 divdeu[o] Instructions
Tom Musta
1
-0
/
+27
2014-03-05
target-ppc: Add ISA2.06 bpermd Instruction
Tom Musta
1
-0
/
+20
2013-04-26
target-ppc: emulate cmpb instruction
Aurelien Jarno
1
-0
/
+15
2013-02-23
target-ppc: Split out SO, OV, CA fields from XER
Richard Henderson
1
-23
/
+15
2013-02-23
target-ppc: Use mul*2 in mulh* insns
Richard Henderson
1
-18
/
+0
2012-12-19
misc: move include files to include/qemu/
Paolo Bonzini
1
-1
/
+1
2012-10-04
target-ppc: get rid of the HANDLE_NAN{1, 2, 3} macros
Aurelien Jarno
1
-21
/
+0
2012-10-04
target-ppc: use the softfloat float32_muladd function
Aurelien Jarno
1
-43
/
+14
2012-10-04
target-ppc: use the softfloat min/max functions
Aurelien Jarno
1
-21
/
+2
2012-10-04
target-ppc: simplify NaN propagation for vector functions
Aurelien Jarno
1
-19
/
+7
2012-06-24
ppc: Make hbrev table const
Blue Swirl
1
-1
/
+1
2012-06-24
ppc: Avoid AREG0 for integer and vector helpers
Blue Swirl
1
-47
/
+73
2012-06-24
ppc: Split integer and vector ops
Blue Swirl
1
-0
/
+1538