aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/helper_regs.h
AgeCommit message (Expand)AuthorFilesLines
2016-07-01ppc: Enforce setting MSR:EE,IR and DR when MSR:PR is setBenjamin Herrenschmidt1-0/+4
2016-06-07ppc: Batch TLB flushes on 32-bit 6xx/7xx/7xxx in hash modeBenjamin Herrenschmidt1-1/+1
2016-06-07ppc: Properly tag the translation cache based on MMU modeBenjamin Herrenschmidt1-1/+1
2016-06-07ppc: Fix hreg_store_msr() so that non-HV mode cannot alter MSR:HVBenjamin Herrenschmidt1-2/+2
2016-05-30ppc: Do some batching of TCG tlb flushesBenjamin Herrenschmidt1-0/+13
2016-05-30ppc: Use split I/D mmu modes to avoid flushes on interruptsBenjamin Herrenschmidt1-7/+47
2014-04-08PPC: Only enter MSR_POW when no interrupts pendingAlexander Graf1-1/+1
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber1-1/+1
2013-12-20PPC: Add VSX to hflagsAlexander Graf1-1/+1
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-4/+7
2009-08-16Replace always_inline with inlineBlue Swirl1-5/+5
2009-07-16Update to a hopefully more future proof FSF addressBlue Swirl1-2/+1
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel321-1/+1
2008-10-21target-ppc: Convert XER accesses to TCGaurel321-18/+0
2008-09-04ppc: cleanup register typesaurel321-1/+1
2007-11-17PowerPC hypervisor mode is not fundamentally available only for PowerPC 64.j_mayer1-8/+11
2007-11-17Always make all PowerPC exception definitions visible.j_mayer1-5/+2
2007-11-04PowerPC 601 need specific callbacks for its BATs setup.j_mayer1-5/+14
2007-10-25Implement power-management for all defined PowerPC CPUs.j_mayer1-23/+2
2007-10-25Gprof prooved the PowerPC emulation spent too much time in MSR load and storej_mayer1-0/+142
generated by cgit v1.1 at 2024-11-02 23:30:05 +0000