index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-openrisc
/
cpu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-03-22
include/qemu/osdep.h: Don't include qapi/error.h
Markus Armbruster
1
-0
/
+1
2016-01-29
openrisc: Clean up includes
Peter Maydell
1
-0
/
+1
2015-10-09
qdev: Protect device-list-properties against broken devices
Markus Armbruster
1
-0
/
+7
2015-07-09
cpu: Change cpu_exec_init() arg to cpu, not env
Peter Crosthwaite
1
-1
/
+1
2015-07-09
cpu: Add Error argument to cpu_exec_init()
Bharata B Rao
1
-1
/
+1
2014-09-25
target-openrisc: Use cpu_exec_interrupt qom hook
Richard Henderson
1
-0
/
+1
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
cpu: Move breakpoints field from CPU_COMMON to CPUState
Andreas Färber
1
-1
/
+5
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
cpu: Turn cpu_handle_mmu_fault() into a CPUClass hook
Andreas Färber
1
-1
/
+3
2014-03-13
cpu: Factor out cpu_generic_init()
Andreas Färber
1
-12
/
+1
2014-03-13
cpu: Turn cpu_has_work() into a CPUClass hook
Andreas Färber
1
-0
/
+7
2013-10-07
cpu: Drop cpu_model_str from CPU_COMMON
Andreas Färber
1
-1
/
+0
2013-07-29
cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"
Andreas Färber
1
-2
/
+3
2013-07-27
cpu: Introduce CPUClass::gdb_{read,write}_register()
Andreas Färber
1
-0
/
+2
2013-07-26
cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regs
Andreas Färber
1
-0
/
+1
2013-07-26
Merge remote-tracking branch 'jliu/or32' into staging
Anthony Liguori
1
-0
/
+1
2013-07-23
target-openrisc: Free typename in openrisc_cpu_class_by_name
Jia Liu
1
-0
/
+1
2013-07-23
cpu: Turn cpu_get_phys_page_debug() into a CPUClass hook
Andreas Färber
1
-1
/
+4
2013-07-23
cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()
Andreas Färber
1
-0
/
+8
2013-07-09
cpu: Move reset logging to CPUState
Andreas Färber
1
-5
/
+0
2013-07-09
log: Change log_cpu_state[_mask]() argument to CPUState
Andreas Färber
1
-1
/
+1
2013-07-09
target-openrisc: Fix typename in openrisc_cpu_class_by_name()
Dongxue Zhang
1
-1
/
+3
2013-06-28
cpu: Change qemu_init_vcpu() argument to CPUState
Andreas Färber
1
-1
/
+0
2013-06-28
cpu: Turn cpu_dump_{state,statistics}() into CPUState hooks
Andreas Färber
1
-0
/
+1
2013-06-28
target-openrisc: Register VMStateDescription for OpenRISCCPU
Andreas Färber
1
-0
/
+1
2013-03-12
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
Andreas Färber
1
-0
/
+1
2013-02-16
cpu: Add CPUArchState pointer to CPUState
Andreas Färber
1
-0
/
+2
2013-02-16
target-openrisc: Update OpenRISCCPU to QOM realizefn
Andreas Färber
1
-3
/
+10
2013-02-01
target-openrisc: Rename CPU subtypes
Andreas Färber
1
-4
/
+11
2013-02-01
target-openrisc: TYPE_OPENRISC_CPU should be abstract
Andreas Färber
1
-1
/
+1
2013-01-28
target-openrisc: Use type_register() instead of type_register_static()
Andreas Färber
1
-1
/
+1
2013-01-28
target-openrisc: Catch attempt to instantiate abstract type in cpu_init()
Andreas Färber
1
-1
/
+2
2013-01-27
target-openrisc: Detect attempt to instantiate non-CPU type in cpu_init()
Andreas Färber
1
-2
/
+22
2013-01-27
target-openrisc: Drop OpenRISCCPUList
Andreas Färber
1
-7
/
+2
2013-01-15
cpu: Move cpu_index field to CPUState
Andreas Färber
1
-1
/
+1
2012-07-27
target-or32: Add target stubs and QOM cpu
Jia Liu
1
-0
/
+220