index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-mips
/
helper.h
Age
Commit message (
Expand
)
Author
Files
Lines
2011-09-06
mips: Hook in more reg accesses via mttr/mftr
Edgar E. Iglesias
1
-0
/
+10
2010-12-22
target-mips: fix translation of MT instructions
Nathan Froyd
1
-4
/
+4
2010-07-25
mips: more fixes to the MIPS interrupt glue logic
Aurelien Jarno
1
-1
/
+0
2010-06-09
target-mips: microMIPS ASE support
Nathan Froyd
1
-0
/
+9
2009-11-30
target-mips: use physical address in lladdr
Aurelien Jarno
1
-0
/
+9
2009-11-22
target-mips: make CP0_LLAddr register CPU dependent
Aurelien Jarno
1
-0
/
+1
2009-04-06
target-mips: use the TCG_CALL_PURE and TCG_CALL_CONST for some helpers
aurel32
1
-4
/
+4
2009-03-08
target-mips: rename helpers from do_ to helper_
aurel32
1
-5
/
+0
2008-11-17
TCG variable type checking.
pbrook
1
-197
/
+203
2008-11-11
target-mips: convert bit shuffle ops to TCG
aurel32
1
-7
/
+0
2008-11-11
target-mips: convert bitfield ops to TCG
aurel32
1
-5
/
+1
2008-11-11
target-mips: fix mft* helpers/call
aurel32
1
-5
/
+5
2008-07-23
Less hardcoding of TARGET_USER_ONLY.
ths
1
-2
/
+4
2008-07-09
Use temporary registers for the MIPS FPU emulation.
ths
1
-44
/
+62
2008-06-29
Remove unnecessary helper arguments, and fix some typos.
ths
1
-5
/
+5
2008-06-27
Avoid unused input arguments which triggered tcg errors. Spotted by
ths
1
-6
/
+6
2008-06-24
Remove remaining uses of T0 in the MIPS target.
ths
1
-33
/
+33
2008-06-24
Use temporaries instead of fixed registers for some instructions.
ths
1
-4
/
+4
2008-06-23
Pass T0/T1 explicitly to helper functions, and clean up a few dyngen
ths
1
-150
/
+150
2008-06-20
Convert unaligned load/store to TCG.
ths
1
-0
/
+11
2008-06-20
Convert vr54xx multiply instructions to TCG.
ths
1
-0
/
+15
2008-06-19
Convert remaining MIPS FP instructions to TCG.
ths
1
-0
/
+7
2008-06-12
Switch the standard multiplication instructions to TCG.
ths
1
-0
/
+2
2008-06-12
Switch bitfield instructions and assorted special ops to TCG.
ths
1
-0
/
+19
2008-06-12
TCGify a few more instructions.
ths
1
-0
/
+4
2008-06-11
Call most FP helpers without deroute through op.c
ths
1
-0
/
+72
2008-06-09
Switch remaining CP0 instructions to TCG or helper functions.
ths
1
-0
/
+118
2008-06-08
Register helper functions.
ths
1
-7
/
+13
2008-05-21
Switch MIPS clo/clz and the condition tests to TCG.
ths
1
-0
/
+5
2008-05-18
Add file left out from previous commit.
ths
1
-0
/
+3