aboutsummaryrefslogtreecommitdiff
path: root/target-mips/helper.c
AgeCommit message (Expand)AuthorFilesLines
2016-07-28target-mips: fix EntryHi.EHINV being cleared on TLB exceptionLeon Alrae1-0/+1
2016-07-12target-mips: change ASID type to hold more than 8 bitsPaul Burton1-2/+2
2016-07-12target-mips: add ASID mask field and replace magic valuesPaul Burton1-5/+5
2016-07-12target-mips: add exception base to MIPS CPULeon Alrae1-3/+3
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-05-19mips: move CP0 functions out of cpu.hPaolo Bonzini1-0/+108
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini1-0/+17
2016-05-12target-mips: fix call to memset in soft reset codeAurelien Jarno1-1/+1
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini1-0/+1
2016-01-23mips: Clean up includesPeter Maydell1-5/+1
2015-11-24target-mips: Fix exceptions while UX=0James Hogan1-0/+12
2015-10-30target-mips: fix updating XContext on mmu exceptionYongbok Kim1-3/+4
2015-10-29target-mips: move the test for enabled interrupts to a separate functionLeon Alrae1-1/+2
2015-09-11typofixes - v4Veres Lajos1-1/+1
2015-09-11maint: remove unused include for signal.hDaniel P. Berrange1-1/+0
2015-08-13target-mips: Use CPU_LOG_INT for logging related to interruptsRichard Henderson1-19/+11
2015-07-28target-mips: fix offset calculation for InterruptsYongbok Kim1-25/+21
2014-12-17Merge remote-tracking branch 'remotes/lalrae/tags/mips-20141216' into stagingPeter Maydell1-4/+13
2014-12-16qemu-log: add log category for MMU infoAntony Pavlov1-2/+4
2014-12-16target-mips: remove excp_names[] from linux-user as it is unusedLeon Alrae1-1/+1
2014-12-16target-mips: Tighten ISA level checksMaciej W. Rozycki1-3/+12
2014-11-03target-mips: add MSA exceptionsYongbok Kim1-0/+10
2014-11-03target-mips: add BadInstr and BadInstrP supportLeon Alrae1-3/+42
2014-11-03target-mips: add TLBINV supportLeon Alrae1-1/+1
2014-11-03target-mips: add new Read-Inhibit and Execute-Inhibit exceptionsLeon Alrae1-1/+24
2014-11-03target-mips: add RI and XI fields to TLB entryLeon Alrae1-1/+10
2014-11-03target-mips: distinguish between data load and instruction fetchLeon Alrae1-11/+10
2014-09-25target-mips: Use cpu_exec_interrupt qom hookRichard Henderson1-0/+17
2014-06-18target-mips: get_physical_address: Add KVM awarenessJames Hogan1-7/+26
2014-06-18target-mips: get_physical_address: Add defines for segment basesJames Hogan1-6/+12
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell1-4/+4
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber1-2/+6
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber1-14/+17
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber1-6/+9
2013-08-28target-mips: fix get_physical_address() #if 0 build errorJames Hogan1-1/+1
2013-07-23cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber1-2/+5
2013-07-09log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber1-1/+1
2013-05-20linux-user: Save the correct resume address for MIPS signal handlingKwok Cheung Yeung1-2/+2
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber1-2/+3
2012-10-31target-mips: Add ASE DSP resources access checkJia Liu1-0/+3
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity1-9/+9
2012-06-04target-mips: Use cpu_reset() in do_interrupt()Andreas Färber1-1/+2
2012-03-14target-mips: Don't overuse CPUStateAndreas Färber1-12/+12
2012-03-14Rename cpu_reset() to cpu_state_reset()Andreas Färber1-1/+1
2011-12-14Fix spelling in comments, documentation and messagesStefan Weil1-1/+1
2011-09-06mips: Correct VInt vector generationEdgar E. Iglesias1-3/+3
2011-08-07Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl1-3/+3
2011-06-26Remove exec-all.h include directivesBlue Swirl1-1/+0
2011-05-15target-mips: Fix warning caused by unused local variableAurelien Jarno1-8/+6
generated by cgit v1.1 at 2024-12-28 03:05:48 +0000