aboutsummaryrefslogtreecommitdiff
path: root/target-mips/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2016-07-12target-*: Clean up cpu.h header guardsMarkus Armbruster1-3/+3
2016-07-12Fix confusing argument names in some common functionsSergey Sorokin1-1/+2
2016-07-12target-mips: support CP0.Config4.AE bitPaul Burton1-0/+1
2016-07-12target-mips: change ASID type to hold more than 8 bitsPaul Burton1-1/+1
2016-07-12target-mips: add ASID mask field and replace magic valuesPaul Burton1-0/+2
2016-07-12target-mips: add exception base to MIPS CPULeon Alrae1-0/+2
2016-06-29Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-2/+0
2016-06-29target-*: Don't redefine cpu_exec()Peter Crosthwaite1-2/+0
2016-06-24target-mips: Add FCR31's FS bit definitionAleksandar Markovic1-1/+2
2016-06-24target-mips: Implement FCR31's R/W bitmask and related functionalitiesAleksandar Markovic1-0/+8
2016-06-24softfloat: Implement run-time-configurable meaning of signaling NaN bitAleksandar Markovic1-0/+5
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-2/+0
2016-05-19mips: move CP0 functions out of cpu.hPaolo Bonzini1-109/+4
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini1-16/+2
2016-05-19target-mips: make cpu-qom.h not target specificPaolo Bonzini1-1/+37
2016-05-12tb: consistently use uint32_t for tb->flagsEmilio G. Cota1-1/+1
2016-03-30target-mips: add MAAR, MAARI registerYongbok Kim1-0/+4
2016-03-30target-mips: make ITC Configuration Tags accessible to the CPULeon Alrae1-1/+6
2016-03-30hw/mips: implement ITC Configuration Tags and Storage CellsLeon Alrae1-0/+1
2016-03-30hw/mips_malta: add CPS to Malta boardLeon Alrae1-0/+1
2016-03-30target-mips: add CMGCRBase registerYongbok Kim1-1/+2
2016-03-23target-mips: indicate presence of IEEE 754-2008 FPU in R6/R5+MSA CPUsLeon Alrae1-0/+3
2016-02-26target-mips: implement R6 multi-threadingYongbok Kim1-0/+25
2016-02-23all: Clean up includesPeter Maydell1-1/+0
2016-02-19target-mips: Stop using uint_fast*_t types in r4k_tlb_t structPeter Maydell1-13/+13
2016-01-23target-mips/cpu.h: Fix spell errorDongxue Zhang1-1/+1
2015-11-24target-mips: flush QEMU TLB when disabling 64-bit addressingLeon Alrae1-1/+17
2015-10-30target-mips: add PC, XNP reg numbers to RDHWRYongbok Kim1-0/+1
2015-10-29target-mips: update writing to CP0.Status.KX/SX/UX in MIPS Release R6Leon Alrae1-1/+6
2015-10-29target-mips: move the test for enabled interrupts to a separate functionLeon Alrae1-14/+15
2015-10-07target-*: Drop cpu_gen_code defineRichard Henderson1-1/+0
2015-10-07target-mips: Add delayed branch state to insn_startRichard Henderson1-0/+1
2015-09-25mips: Remove ELF_MACHINE from cpu.hPeter Crosthwaite1-2/+0
2015-09-18target-mips: improve exception handlingPavel Dovgaluk1-0/+24
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt1-1/+1
2015-08-13target-mips: update mips32r5-generic into P5600Yongbok Kim1-1/+1
2015-07-09cpu-exec: Purge all uses of ENV_GET_CPU()Peter Crosthwaite1-1/+1
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae1-0/+1
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae1-2/+25
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae1-7/+7
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae1-0/+1
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae1-2/+11
2015-03-11Merge remote-tracking branch 'remotes/lalrae/tags/mips-20150311' into stagingPeter Maydell1-2/+17
2015-03-11target-mips: add missing MSACSR and restore fp_status and hflagsLeon Alrae1-0/+17
2015-03-11target-mips: replace cpu_save/cpu_load with VMStateDescriptionLeon Alrae1-2/+0
2015-03-10cpu: Make cpu_init() return QOM CPUState objectEduardo Habkost1-8/+1
2015-01-20exec.c: Drop TARGET_HAS_ICE define and checksPeter Maydell1-1/+0
2014-12-16target-mips: Add missing calls to synchronise SoftFloat statusMaciej W. Rozycki1-0/+12
2014-12-16target-mips: Correct 32-bit address space wrappingMaciej W. Rozycki1-3/+5
2014-12-16target-mips: Tighten ISA level checksMaciej W. Rozycki1-3/+4
generated by cgit v1.1 at 2024-11-19 18:39:08 +0000