index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-i386
/
misc_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2013-12-23
target-i386: Move apic_state field from CPUX86State to X86CPU
Chen Fan
1
-4
/
+4
2013-11-21
target-i386: yield to another VCPU on PAUSE
Paolo Bonzini
1
-2
/
+20
2013-09-03
cpu: Use QTAILQ for CPU list
Andreas Färber
1
-1
/
+1
2013-07-09
cpu: Make first_cpu and next_cpu CPUState
Andreas Färber
1
-1
/
+1
2013-06-15
target-i386: fix over 80 chars warnings
liguang
1
-13
/
+26
2013-06-15
target-i386/helper: remove EIP macro
liguang
1
-2
/
+2
2013-06-15
target-i386/helper: remove EDX macro
liguang
1
-4
/
+4
2013-06-15
target-i386/helper: remove ECX macro
liguang
1
-22
/
+22
2013-06-15
target-i386/helper: remove EBX macro
liguang
1
-1
/
+1
2013-06-15
target-i386/helper: remove EAX macro
liguang
1
-5
/
+5
2013-05-02
target-i386: Replace cpuid_*features fields with a feature word array
Eduardo Habkost
1
-7
/
+7
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-7
/
+14
2013-01-15
target-i386: Use switch in check_hw_breakpoints()
liguang
1
-1
/
+1
2013-01-15
target-i386: Define DR7 bit field constants
liguang
1
-2
/
+2
2013-01-15
cpu: Move cpu_index field to CPUState
Andreas Färber
1
-1
/
+4
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
1
-2
/
+2
2012-08-14
x86: switch to AREG0 free mode
Blue Swirl
1
-0
/
+4
2012-08-14
x86: avoid AREG0 for misc helpers
Blue Swirl
1
-41
/
+36
2012-08-14
x86: avoid AREG0 for condition code helpers
Blue Swirl
1
-1
/
+1
2012-06-28
x86: split off misc helpers
Blue Swirl
1
-0
/
+603