index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-cris
/
translate_v10.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-05-18
Fix some typos found by codespell
Stefan Weil
1
-1
/
+1
2016-02-09
tcg: Change tcg_global_mem_new_* to take a TCGv_ptr
Richard Henderson
1
-41
/
+41
2016-01-29
cris: Clean up includes
Peter Maydell
1
-0
/
+1
2015-12-17
cris: avoid "naked" qemu_log
Paolo Bonzini
1
-1
/
+1
2015-10-07
target-*: Unconditionally emit tcg_gen_insn_start
Richard Henderson
1
-3
/
+0
2015-10-07
tcg: Rename debug_insn_start to insn_start
Richard Henderson
1
-1
/
+1
2015-09-11
tlb: Add "ifetch" argument to cpu_mmu_index()
Benjamin Herrenschmidt
1
-1
/
+1
2015-09-08
target-cris: Use movcond and setcond
Richard Henderson
1
-10
/
+2
2015-03-13
tcg: Change translator-side labels to a pointer
Richard Henderson
1
-4
/
+2
2014-06-09
target-cris/translate.c: Remove t_gen_mov_TN_reg and t_gen_mov_reg_TN
Peter Maydell
1
-1
/
+1
2014-03-13
target-cris: Replace DisasContext::env field with CRISCPU
Andreas Färber
1
-8
/
+8
2014-03-13
exec: Change cpu_abort() argument to CPUState
Andreas Färber
1
-6
/
+6
2013-02-16
target-cris: Move TCG initialization to CRISCPU initfn
Andreas Färber
1
-4
/
+1
2012-09-15
target-cris: Switch to AREG0 free mode
Aurelien Jarno
1
-46
/
+49
2012-09-15
target-cris: Avoid AREG0 for helpers
Aurelien Jarno
1
-2
/
+2
2012-06-14
cris: Add break support for v10.
Edgar E. Iglesias
1
-0
/
+1
2012-03-14
target-cris: Don't overuse CPUState
Andreas Färber
1
-13
/
+13
2011-12-12
cris: Handle conditional stores on CRISv10
Stefan Sandstrom
1
-6
/
+66
2011-06-28
cris: Handle opcode zero
Edgar E. Iglesias
1
-3
/
+0
2011-05-08
Fix typo in comment (truely -> truly)
Stefan Weil
1
-1
/
+1
2011-01-10
cris: Allow more TB chaining for crisv10
Edgar E. Iglesias
1
-4
/
+6
2010-10-13
cris: avoid a write only variable
Blue Swirl
1
-3
/
+2
2010-03-18
Replace assert(0) with abort() or cpu_abort()
Blue Swirl
1
-7
/
+9
2010-03-07
Update to a hopefully more future proof FSF address
Blue Swirl
1
-2
/
+1
2010-02-20
cris: Mask interrupts on dslots for CRISv10.
Edgar E. Iglesias
1
-0
/
+4
2010-02-15
crisv10: Prettify.
Edgar E. Iglesias
1
-95
/
+91
2010-02-15
cris: Add support for CRISv10 translation.
Edgar E. Iglesias
1
-0
/
+1243