aboutsummaryrefslogtreecommitdiff
path: root/target-cris/translate.c
AgeCommit message (Expand)AuthorFilesLines
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova1-0/+1
2016-06-05target-*: dfilter support for in_asmRichard Henderson1-1/+2
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-05-18Fix some typos found by codespellStefan Weil1-2/+2
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov1-6/+12
2016-05-12tcg: Clean up direct block chaining safety checksSergey Fedorov1-1/+3
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova1-1/+1
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson1-12/+12
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini1-0/+1
2016-01-29cris: Clean up includesPeter Maydell1-0/+1
2015-12-17cris: avoid "naked" qemu_logPaolo Bonzini1-1/+1
2015-12-17qemu-log: introduce qemu_log_separatePaolo Bonzini1-2/+4
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson1-0/+5
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-44/+6
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-2/+3
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-0/+3
2015-10-07target-cris: Mirror gen_opc_pc into insn_startRichard Henderson1-1/+2
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson1-19/+8
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-2/+2
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-4/+1
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson1-2/+2
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt1-3/+3
2015-09-11typofixes - v4Veres Lajos1-3/+3
2015-09-08target-cris: Use movcond and setcondRichard Henderson1-20/+7
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson1-2/+2
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite1-1/+1
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson1-17/+6
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson1-8/+5
2015-02-12tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson1-1/+1
2015-01-03gen-icount: check cflags instead of use_icount globalPaolo Bonzini1-1/+1
2014-11-17target-cris/translate.c: fix out of bounds readzhanghailiang1-6/+2
2014-08-12trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova1-0/+3
2014-06-09target-cris/translate.c: Remove _t_gen_mov_TN_env and _t_gen_mov_env_TNPeter Maydell1-17/+2
2014-06-09target-cris/translate.c: Remove t_gen_mov_TN_reg and t_gen_mov_reg_TNPeter Maydell1-18/+3
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini1-0/+1
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-3/+2
2014-03-13target-cris: Replace DisasContext::env field with CRISCPUAndreas Färber1-8/+8
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber1-2/+2
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber1-2/+3
2013-12-08target-cris: Use new qemu_ld/st opcodesRichard Henderson1-25/+4
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson1-3/+0
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson1-1/+1
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber1-3/+4
2013-07-09target-cris: Change gen_intermediate_code_internal() argument to CRISCPUAndreas Färber1-4/+5
2013-07-09target-cris: gen_intermediate_code_internal() should be inlinedAndreas Färber1-1/+1
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber1-2/+4
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-1/+2
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-02-23target-cris: Use mul*2 in mul* insnsRichard Henderson1-42/+2
2013-02-23qemu-log: Remove qemu_log_try_set_file() and its usersPeter Maydell1-2/+0
generated by cgit v1.1 at 2024-12-25 19:51:31 +0000