index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2012-06-07
build: move other target-*/ objects to nested Makefile.objs
Paolo Bonzini
1
-1
/
+2
2012-06-07
build: move libobj-y variable to nested Makefile.objs
Paolo Bonzini
1
-0
/
+4
2012-06-07
build: move obj-TARGET-y variables to nested Makefile.objs
Paolo Bonzini
2
-0
/
+510
2012-06-04
Kill off cpu_state_reset()
Andreas Färber
1
-5
/
+0
2012-06-04
target-arm: Use cpu_reset() in cpu_arm_init()
Andreas Färber
1
-1
/
+1
2012-05-10
target-arm/cpu.h: Make cpu_init("nonexistent cpu") return NULL
Peter Maydell
1
-1
/
+9
2012-05-10
target-arm: When setting FPSCR.QC, don't clear other FPSCR bits
Matt Craighead
1
-1
/
+1
2012-04-27
target-arm: Make SETEND respect bswap_code (BE8) setting
Peter Maydell
1
-4
/
+4
2012-04-27
target-arm: Move A9 config_base_address reset value to ARMCPU
Peter Maydell
2
-3
/
+2
2012-04-27
target-arm: Change cpu_arm_init() return type to ARMCPU
Andreas Färber
4
-7
/
+7
2012-04-21
target-arm: Move reset handling to arm_cpu_reset
Peter Maydell
2
-99
/
+92
2012-04-21
target-arm: Drop cpu_reset_model_id()
Peter Maydell
1
-58
/
+1
2012-04-21
target-arm: Move cache ID register setup to cpu specific init fns
Peter Maydell
3
-11
/
+18
2012-04-21
target-arm: Move OMAP cp15_i_{max,min} reset to cpu_state_reset
Peter Maydell
1
-2
/
+1
2012-04-21
target-arm: Move feature register setup to per-CPU init fns
Peter Maydell
3
-59
/
+122
2012-04-21
target-arm: Move iWMMXT wCID reset to cpu_state_reset
Peter Maydell
1
-1
/
+4
2012-04-21
target-arm: Drop JTAG_ID documentation
Peter Maydell
1
-2
/
+0
2012-04-21
target-arm: Move SCTLR reset value setup to per cpu init fns
Peter Maydell
3
-12
/
+25
2012-04-21
target-arm: Move CTR setup to per cpu init fns
Peter Maydell
3
-12
/
+24
2012-04-21
target-arm: Move MVFR* setup to per cpu init fns
Peter Maydell
3
-12
/
+18
2012-04-21
target-arm: Move FPSID config to cpu init fns
Peter Maydell
3
-8
/
+12
2012-04-21
target-arm: Move feature bit settings to CPU init fns
Peter Maydell
4
-99
/
+137
2012-04-21
target-arm: Add QOM subclasses for each ARM cpu implementation
Peter Maydell
3
-65
/
+282
2012-04-21
target-arm: remind to keep arm features in sync with linux-user/elfload.c
Benoit Canet
1
-0
/
+4
2012-04-14
Use uintptr_t for various op related functions
Blue Swirl
1
-5
/
+3
2012-04-06
Userspace ARM BE8 support
Paul Brook
3
-10
/
+42
2012-03-30
ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.
Andrew Towers
3
-1
/
+3
2012-03-29
target-arm: Minimalistic CPU QOM'ification
Andreas Färber
4
-1
/
+139
2012-03-29
target-arm: Drop cpu_arm_close()
Andreas Färber
2
-6
/
+0
2012-03-15
target-arm: Decode SETEND correctly in Thumb
Peter Maydell
1
-23
/
+40
2012-03-15
target-arm: Clear IT bits when taking exceptions in v7M
Peter Maydell
1
-1
/
+2
2012-03-15
target-arm: Fix typo in ARM946 cp15 c5 handling
Peter Maydell
1
-1
/
+1
2012-03-14
Rename CPUState -> CPUArchState
Andreas Färber
1
-1
/
+1
2012-03-14
target-arm: Don't overuse CPUState
Andreas Färber
6
-195
/
+195
2012-03-14
Rename cpu_reset() to cpu_state_reset()
Andreas Färber
1
-2
/
+2
2012-02-28
target-arm: Clean includes
Stefan Weil
1
-5
/
+0
2012-02-17
target-arm/helper.c: tb_flush() on CPU reset
Peter Maydell
1
-0
/
+5
2012-02-17
target-arm/helper.c: Correct FPSID value for Cortex-A9
Peter Maydell
1
-1
/
+1
2012-01-25
Add Cortex-A15 CPU definition
Peter Maydell
2
-5
/
+52
2012-01-25
Add dummy implementation of generic timer cp15 registers
Peter Maydell
2
-2
/
+11
2012-01-25
arm: store the config_base_register during cpu_reset
Mark Langsdorf
1
-0
/
+3
2012-01-25
target-arm/helper.c: Don't assume softfloat int32 is 32 bits only
Peter Maydell
1
-1
/
+1
2012-01-25
target-arm: Fix implementation of TLB invalidate operations
Peter Maydell
1
-7
/
+6
2012-01-13
arm: Add dummy support for co-processor 15's secure config register
Rob Herring
3
-1
/
+13
2012-01-13
target-arm: Fix errors in decode of M profile CPS
Peter Maydell
1
-4
/
+4
2012-01-05
arm: add dummy A9-specific cp15 registers
Mark Langsdorf
3
-1
/
+59
2012-01-05
target-arm: Ignore attempts to set invalid modes in CPSR
Peter Maydell
1
-1
/
+29
2012-01-05
target-arm: Don't use cpu_single_env in bank_number()
Peter Maydell
1
-6
/
+6
2011-12-13
target-arm: Infer VFPv3 feature from VFPv4
Andreas Färber
1
-1
/
+3
2011-12-13
target-arm: Infer VFP feature from VFPv3
Andreas Färber
1
-3
/
+3
[next]