index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2012-10-24
target-arm: Remove out of date FIXME regarding saturating arithmetic
Peter Maydell
1
-2
/
+0
2012-10-24
target-arm: Implement abs_i32 inline rather than as a helper
Peter Maydell
3
-8
/
+9
2012-10-24
target-arm: Use TCG operation for Neon 64 bit negation
Peter Maydell
3
-8
/
+3
2012-10-24
arm-semi.c: Handle get/put_user() failure accessing arguments
Peter Maydell
1
-61
/
+106
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
1
-14
/
+14
2012-10-19
target-arm/neon_helper: Remove obsolete FIXME comment
Peter Maydell
1
-1
/
+0
2012-10-17
target-arm/translate: Fix RRX operands
Peter Crosthwaite
1
-1
/
+1
2012-10-05
target-arm: Drop unused DECODE_CPREG_CRN macro
Peter Maydell
1
-2
/
+0
2012-10-05
target-arm: use deposit instead of hardcoded version
Aurelien Jarno
1
-14
/
+6
2012-10-05
target-arm: mark a few integer helpers const and pure
Aurelien Jarno
1
-9
/
+10
2012-10-05
target-arm: convert sar, shl and shr helpers to TCG
Aurelien Jarno
3
-33
/
+43
2012-10-05
target-arm: convert add_cc and sub_cc helpers to TCG
Aurelien Jarno
3
-40
/
+48
2012-10-05
target-arm: use globals for CC flags
Aurelien Jarno
1
-81
/
+46
2012-10-05
target-arm: Reinstate display of VFP registers in cpu_dump_state
Peter Maydell
1
-26
/
+16
2012-09-27
Emit debug_insn for CPU_LOG_TB_OP_OPT as well.
Richard Henderson
1
-1
/
+1
2012-09-15
target-arm: final conversion to AREG0 free mode
Blue Swirl
5
-20
/
+15
2012-09-15
target-arm: convert remaining helpers
Blue Swirl
3
-125
/
+125
2012-09-15
target-arm: convert void helpers
Blue Swirl
3
-18
/
+18
2012-09-10
target-arm: Fix potential buffer overflow
Stefan Weil
1
-2
/
+2
2012-08-22
arm-semi: don't leak 1KB user string lock buffer upon TARGET_SYS_OPEN
Jim Meyering
1
-6
/
+7
2012-08-10
target-arm: Fix typos in comments
Peter Maydell
6
-24
/
+24
2012-08-10
arm: translate: comment typo - s/middel/middle/
Peter A. G. Crosthwaite
1
-1
/
+1
2012-07-12
target-arm: Add support for long format translation table walks
Peter Maydell
1
-0
/
+182
2012-07-12
target-arm: Implement TTBCR changes for LPAE
Peter Maydell
1
-1
/
+14
2012-07-12
target-arm: Implement long-descriptor PAR format
Peter Maydell
1
-10
/
+69
2012-07-12
target-arm: Use target_phys_addr_t in get_phys_addr()
Peter Maydell
1
-14
/
+15
2012-07-12
target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAE
Peter Maydell
3
-3
/
+87
2012-07-12
target-arm: Add 64 bit variants of DBGDRAR and DBGDSAR for LPAE
Peter Maydell
1
-0
/
+5
2012-07-12
target-arm: Add AMAIR0, AMAIR1 LPAE cp15 registers
Peter Maydell
1
-0
/
+16
2012-07-12
target-arm: Extend feature flags to 64 bits
Peter Maydell
3
-6
/
+6
2012-07-12
target-arm: Implement privileged-execute-never (PXN)
Peter Maydell
3
-12
/
+26
2012-07-12
ARM: Make target_phys_addr_t 64 bits and physaddrs 40 bits
Peter Maydell
1
-1
/
+1
2012-07-12
target-arm: Fix TCG temp handling in 64 bit cp writes
Peter Maydell
1
-0
/
+2
2012-07-12
target-arm: Fix some copy-and-paste errors in cp register names
Peter Maydell
1
-3
/
+3
2012-07-12
target-arm: Fix typo that meant TTBR1 accesses went to TTBR0
Peter Maydell
1
-1
/
+1
2012-07-12
target-arm: Fix CP15 based WFI
Paul Brook
1
-1
/
+1
2012-06-20
target-arm: Remove ARM_CPUID_* macros
Peter Maydell
2
-52
/
+25
2012-06-20
target-arm: Remove remaining old cp15 infrastructure
Peter Maydell
3
-100
/
+1
2012-06-20
target-arm: Move block cache ops to new cp15 framework
Peter Maydell
2
-6
/
+14
2012-06-20
target-arm: Remove c0_cachetype CPUARMState field
Peter Maydell
2
-4
/
+1
2012-06-20
target-arm: Convert final ID registers
Peter Maydell
2
-50
/
+68
2012-06-20
target-arm: Convert MPIDR
Peter Maydell
3
-22
/
+31
2012-06-20
target-arm: Convert cp15 cache ID registers
Peter Maydell
3
-32
/
+33
2012-06-20
target-arm: Convert cp15 crn=0 crm={1,2} feature registers
Peter Maydell
3
-24
/
+54
2012-06-20
target-arm: Convert cp15 crn=1 registers
Peter Maydell
3
-76
/
+61
2012-06-20
target-arm: Convert cp15 crn=9 registers
Peter Maydell
2
-79
/
+59
2012-06-20
target-arm: Convert cp15 crn=6 registers
Peter Maydell
2
-53
/
+45
2012-06-20
target-arm: convert cp15 crn=7 registers
Peter Maydell
3
-11
/
+74
2012-06-20
target-arm: Convert cp15 VA-PA translation registers
Peter Maydell
1
-43
/
+65
2012-06-20
target-arm: Convert cp15 MMU TLB control
Peter Maydell
1
-20
/
+43
[next]