index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2015-08-25
target-arm: Implement AArch64 TLBI operations on IPAs
Peter Maydell
1
-0
/
+55
2015-08-25
target-arm: Implement missing EL3 TLB invalidate operations
Peter Maydell
1
-0
/
+76
2015-08-25
target-arm: Implement missing EL2 TLBI operations
Peter Maydell
1
-0
/
+22
2015-08-25
target-arm: Restrict AArch64 TLB flushes to the MMU indexes they must touch
Peter Maydell
1
-43
/
+129
2015-08-25
target-arm: Move TLBI ALLE1/ALLE1IS definitions into numeric order
Peter Maydell
1
-8
/
+8
2015-08-25
target-arm: Implement AArch32 ATS1H* operations
Peter Maydell
1
-0
/
+22
2015-08-25
target-arm: Enable the AArch32 ATS12NSO ops
Peter Maydell
1
-5
/
+11
2015-08-25
target-arm: Add CP_ACCESS_TRAP_UNCATEGORIZED_EL2, 3
Peter Maydell
2
-0
/
+11
2015-08-25
target-arm: Wire up AArch64 EL2 and EL3 address translation ops
Peter Maydell
1
-2
/
+41
2015-08-25
target-arm: there is no TTBR1 for 32-bit EL2 stage 1 translations
Peter Maydell
1
-0
/
+5
2015-08-25
target-arm: Implement missing ACTLR registers
Peter Maydell
1
-6
/
+15
2015-08-25
target-arm: Implement missing AFSR registers
Peter Maydell
1
-0
/
+24
2015-08-25
target-arm: Implement missing AMAIR registers
Peter Maydell
1
-0
/
+21
2015-08-25
target-arm: Add missing MAIR_EL3 and TPIDR_EL3 registers
Peter Maydell
1
-0
/
+8
2015-08-24
tcg: Remove tcg_gen_trunc_i64_i32
Richard Henderson
2
-53
/
+53
2015-08-13
target-arm: Add AArch32 banked register access to secure physical timer
Peter Maydell
1
-0
/
+27
2015-08-13
target-arm: Add the AArch64 view of the Secure physical timer
Peter Maydell
4
-1
/
+92
2015-08-13
target-arm: Add debug check for mismatched cpreg resets
Peter Maydell
3
-1
/
+27
2015-08-13
Introduce gic_class_name() instead of repeating condition
Pavel Fedin
1
-0
/
+5
2015-08-13
target-arm: Add the Hypervisor timer
Edgar E. Iglesias
4
-1
/
+73
2015-08-13
target-arm: Pass timeridx as argument to various timer functions
Edgar E. Iglesias
1
-22
/
+77
2015-08-13
target-arm: Rename and move gt_cnt_reset
Edgar E. Iglesias
1
-7
/
+5
2015-08-13
target-arm: Add CNTHCTL_EL2
Edgar E. Iglesias
2
-2
/
+32
2015-08-13
target-arm: Add CNTVOFF_EL2
Edgar E. Iglesias
2
-6
/
+42
2015-07-21
target-arm: kvm: Differentiate registers based on write-back levels
Christoffer Dall
6
-6
/
+76
2015-07-15
target-arm: Fix broken SCTLR_EL3 reset
Peter Maydell
1
-0
/
+1
2015-07-09
disas: arm: QOMify target specific disas setup
Peter Crosthwaite
1
-0
/
+35
2015-07-09
cpu-exec: Purge all uses of ENV_GET_CPU()
Peter Crosthwaite
1
-1
/
+1
2015-07-09
cpu: Change cpu_exec_init() arg to cpu, not env
Peter Crosthwaite
1
-1
/
+1
2015-07-09
cpu: Add Error argument to cpu_exec_init()
Bharata B Rao
1
-1
/
+1
2015-07-07
crypto: move built-in AES implementation into crypto/
Daniel P. Berrange
1
-1
/
+1
2015-07-06
target-arm: Implement YIELD insn to yield in ARM and Thumb translators
Peter Maydell
1
-0
/
+7
2015-07-06
target-arm: Split DISAS_YIELD from DISAS_WFE
Peter Maydell
4
-3
/
+23
2015-07-06
target-arm: fix write helper for TLBI ALLE1IS
Sergey Fedorov
1
-1
/
+1
2015-06-26
target-arm: A64: Print ELR when taking exceptions
Soren Brinkmann
1
-0
/
+2
2015-06-26
target-arm: default empty semihosting cmdline
Liviu Ionescu
1
-2
/
+9
2015-06-22
Include qapi/qmp/qerror.h exactly where needed
Markus Armbruster
1
-1
/
+0
2015-06-22
disas: Remove uses of CPU env
Peter Crosthwaite
2
-2
/
+2
2015-06-19
semihosting: add --semihosting-config arg sub-argument
Leon Alrae
1
-7
/
+3
2015-06-19
semihosting: create SemihostingConfig structure and semihost.h
Leon Alrae
1
-3
/
+4
2015-06-19
target-arm: Add support for Cortex-R5
Peter Crosthwaite
1
-0
/
+38
2015-06-19
target-arm: Implement PMSAv7 MPU
Peter Crosthwaite
2
-1
/
+174
2015-06-19
target-arm: Add registers for PMSAv7
Peter Crosthwaite
4
-7
/
+133
2015-06-19
target-arm/helper.c: define MPUIR register
Peter Crosthwaite
3
-0
/
+30
2015-06-19
target-arm: Do not reset sysregs marked as ALIAS
Sergey Fedorov
3
-22
/
+12
2015-06-19
target-arm: Add the Cortex-M4 CPU
Aurelio C. Remonda
1
-0
/
+11
2015-06-15
target-arm: Correct "preferred return address" for cpreg access exceptions
Peter Maydell
1
-1
/
+1
2015-06-15
arm: helper: rename get_phys_addr_mpu
Peter Crosthwaite
1
-5
/
+5
2015-06-15
arm: Add has-mpu property
Peter Crosthwaite
2
-0
/
+16
2015-06-15
arm: Implement uniprocessor with MP config
Peter Crosthwaite
2
-2
/
+7
[next]