index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2014-05-15
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20140513'...
Peter Maydell
2
-5
/
+7
2014-05-13
target-arm/helper.c: Don't flush the TLB if SCTLR is rewritten unchanged
Peter Maydell
1
-0
/
+7
2014-05-13
savevm: Remove all the unneeded version_minimum_id_old (arm)
Juan Quintela
1
-5
/
+0
2014-05-13
kvm: reset state from the CPU's reset method
Paolo Bonzini
4
-4
/
+17
2014-05-05
vmstate: s/VMSTATE_INT32_LE/VMSTATE_INT32_POSITIVE_LE/
Michael S. Tsirkin
1
-1
/
+1
2014-05-01
target-arm: Correct a comment refering to EL0
Edgar E. Iglesias
1
-1
/
+1
2014-05-01
target-arm: A64: Fix a typo when declaring TLBI ops
Edgar E. Iglesias
1
-12
/
+12
2014-05-01
target-arm: A64: Handle blr lr
Edgar E. Iglesias
1
-1
/
+2
2014-05-01
target-arm: Make vbar_write 64bit friendly on 32bit hosts
Edgar E. Iglesias
1
-1
/
+1
2014-05-01
target-arm: implement WFE/YIELD as a yield for AArch64
Rob Herring
1
-0
/
+6
2014-05-01
target-arm: Implement XScale cache lockdown operations as NOPs
Peter Maydell
1
-0
/
+15
2014-04-17
target-arm: A64: fix unallocated test of scalar SQXTUN
Alex Bennée
1
-1
/
+1
2014-04-17
arm: translate.c: Fix smlald Instruction
Peter Crosthwaite
1
-11
/
+23
2014-04-17
target-arm/gdbstub64.c: remove useless 'break' statement.
Chen Gang
1
-2
/
+0
2014-04-17
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
Peter Maydell
4
-3
/
+13
2014-04-17
target-arm: Handle the CPU being in AArch32 mode in the AArch64 set_pc
Peter Maydell
1
-4
/
+8
2014-04-17
target-arm: Make Cortex-A15 CBAR read-only
Peter Maydell
1
-1
/
+1
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
5
-9
/
+42
2014-04-17
target-arm: Implement Cortex-A57 implementation-defined system registers
Peter Maydell
1
-0
/
+55
2014-04-17
target-arm: Implement RVBAR register
Peter Maydell
3
-0
/
+16
2014-04-17
target-arm: Implement AArch64 address translation operations
Peter Maydell
2
-31
/
+25
2014-04-17
target-arm: Implement auxiliary fault status registers
Peter Maydell
1
-0
/
+9
2014-04-17
target-arm: Replace wildcarded cpreg definitions with precise ones for ARMv8
Peter Maydell
1
-5
/
+91
2014-04-17
target-arm: Don't expose wildcard ID register definitions for ARMv8
Peter Maydell
1
-18
/
+43
2014-04-17
target-arm: Remove THUMB2EE feature from AArch64 'any' CPU
Peter Maydell
1
-1
/
+0
2014-04-17
target-arm: Implement ISR_EL1 register
Peter Maydell
1
-0
/
+18
2014-04-17
target-arm: Implement AArch64 view of ACTLR
Peter Maydell
1
-1
/
+2
2014-04-17
target-arm: Implement AArch64 view of CONTEXTIDR
Peter Maydell
2
-16
/
+19
2014-04-17
target-arm: Implement AArch64 views of AArch32 ID registers
Peter Maydell
1
-29
/
+44
2014-04-17
target-arm: Add Cortex-A57 processor
Peter Maydell
1
-0
/
+43
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
5
-2
/
+23
2014-04-17
target-arm: Implement AArch64 EL1 exception handling
Rob Herring
6
-0
/
+143
2014-04-17
target-arm: Move arm_log_exception() into internals.h
Peter Maydell
2
-31
/
+31
2014-04-17
target-arm: Implement AArch64 SPSR_EL1
Peter Maydell
5
-11
/
+40
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
6
-7
/
+100
2014-04-17
target-arm: Add AArch64 ELR_EL1 register.
Peter Maydell
4
-4
/
+24
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
3
-18
/
+29
2014-04-17
target-arm: Use dedicated CPU state fields for ARM946 access bit registers
Peter Maydell
2
-10
/
+16
2014-04-17
target-arm: A64: Implement DC ZVA
Peter Maydell
6
-6
/
+128
2014-04-17
target-arm: Don't mention PMU in debug feature register
Peter Maydell
1
-1
/
+6
2014-04-17
target-arm: Add v8 mmu translation support
Rob Herring
1
-32
/
+77
2014-04-17
target-arm: Fix VFP enables for AArch32 EL0 under AArch64 EL1
Peter Maydell
2
-1
/
+40
2014-04-17
target-arm: A64: Add assertion that FP access was checked
Peter Maydell
2
-24
/
+59
2014-04-17
target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN set
Peter Maydell
5
-6
/
+320
2014-04-17
target-arm: Provide syndrome information for MMU faults
Rob Herring
2
-0
/
+25
2014-04-17
target-arm: Add support for generating exceptions with syndrome information
Peter Maydell
6
-54
/
+140
2014-04-17
target-arm: Provide correct syndrome information for cpreg access traps
Peter Maydell
5
-7
/
+184
2014-04-17
target-arm: Define exception record for AArch64 exceptions
Peter Maydell
3
-9
/
+32
2014-04-17
target-arm: Implement AArch64 DAIF system register
Peter Maydell
2
-1
/
+21
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
8
-20
/
+55
[next]