aboutsummaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)AuthorFilesLines
2016-10-04target-arm: Correctly handle 'sub pc, pc, 1' for ARMv6Peter Maydell1-1/+6
2016-10-04target-arm: A64: Fix decoding of iss_sf in disas_ld_litEdgar E. Iglesias1-1/+1
2016-10-04target-arm: move gicv3_class_name from machine to kvm_arm.hEric Auger2-16/+15
2016-10-04hw/intc/arm_gicv3_its: Implement ITS base classPavel Fedin1-0/+19
2016-09-22arm: add Cortex A7 CPU parametersAndrey Yurovsky1-0/+46
2016-09-16target-aarch64: Generate fences for aarch64Pranith Kumar1-1/+26
2016-09-16target-arm: Generate fences in ARMv7 frontendPranith Kumar1-2/+2
2016-09-16tcg: Merge GETPC and GETRARichard Henderson1-3/+3
2016-09-13arm: spelling fix: mismatchMichael Tokarev1-1/+1
2016-09-06target-arm: Fix lpae bit in FSR on an alignment faultSergey Sorokin1-1/+1
2016-08-12target-arm: Fix warn about implicit conversionPranith Kumar1-1/+1
2016-07-21Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell1-0/+11
2016-07-21kvm-irqchip: i386: add hook for add/remove virqPeter Xu1-0/+11
2016-07-19target-arm: Fix unreachable code in gicv3_class_name()Peter Maydell1-2/+1
2016-07-14target-arm: Add missed AArch32 TLBI sytem registersSergey Sorokin1-0/+139
2016-07-12target-*: Clean up cpu.h header guardsMarkus Armbruster1-2/+2
2016-07-12Use #include "..." for our own headers, <...> for othersMarkus Armbruster2-6/+6
2016-07-12Fix confusing argument names in some common functionsSergey Sorokin2-15/+20
2016-07-07target-arm/arm-semi.c: In SYS_HEAPINFO use correct type for 'limit'Peter Maydell1-1/+1
2016-07-04target-arm/arm-semi.c: Fix SYS_HEAPINFO for 64-bit guestsPeter Maydell1-21/+26
2016-06-29Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-2/+0
2016-06-29target-*: Don't redefine cpu_exec()Peter Crosthwaite1-2/+0
2016-06-24softfloat: Implement run-time-configurable meaning of signaling NaN bitAleksandar Markovic2-27/+27
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova1-0/+1
2016-06-17target-arm/monitor.c: Advertise emulated GICv3 in capabilitiesPeter Maydell1-2/+1
2016-06-17target-arm/machine.c: Allow user to request GICv3 emulationPeter Maydell1-2/+1
2016-06-17target-arm: Add mp-affinity property for ARM CPU classPavel Fedin1-0/+1
2016-06-17target-arm: Provide hook to tell GICv3 about changes of security statePeter Maydell5-0/+57
2016-06-17target-arm: Define new arm_is_el3_or_mon() functionPeter Maydell1-2/+11
2016-06-16os-posix: include sys/mman.hPaolo Bonzini3-3/+0
2016-06-14target-arm: Don't permit ARMv8-only Neon insns on ARMv7Peter Maydell1-0/+28
2016-06-14target-arm: Fix reset and migration of TTBCR(S)Peter Maydell1-1/+4
2016-06-14hw/arm/virt: Add PMU node for virt machineShannon Zhao3-0/+54
2016-06-14target-arm: kvm64: set guest PMUv3 feature bit if supportedShannon Zhao2-0/+7
2016-06-07virtio: move bi-endian target support to a single locationGreg Kurz1-2/+0
2016-06-06target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translationSergey Sorokin1-16/+22
2016-06-06target-arm: Don't try to set ESR IL bit in arm_cpu_do_interrupt_aarch64()Peter Maydell1-3/+0
2016-06-06target-arm: Set IL bit in syndromes for insn abort, watchpoint, swstepPeter Maydell1-3/+3
2016-06-06target-arm: A64: Create Instruction Syndromes for Data AbortsEdgar E. Iglesias5-30/+180
2016-06-06target-arm: Add the HSTR_EL2 registerAlistair Francis2-0/+8
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini10-2/+9
2016-05-19hw: explicitly include qemu/log.hPaolo Bonzini3-0/+3
2016-05-19arm: move arm_log_exception into .c filePaolo Bonzini2-15/+15
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini6-2/+7
2016-05-19hw: move CPU state serialization to migration/cpu.hPaolo Bonzini1-0/+1
2016-05-19target-arm: make cpu-qom.h not target specificPaolo Bonzini2-178/+179
2016-05-19cpu: make cpu-qom.h only include-able from cpu.hPaolo Bonzini1-1/+0
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov2-6/+14
2016-05-12tcg: Clean up direct block chaining safety checksSergey Fedorov1-1/+2
2016-05-12tb: consistently use uint32_t for tb->flagsEmilio G. Cota1-1/+1
generated by cgit v1.1 at 2024-11-18 03:17:32 +0000