index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-08-24
tcg: Remove tcg_gen_trunc_i64_i32
Richard Henderson
1
-23
/
+23
2015-07-06
target-arm: Implement YIELD insn to yield in ARM and Thumb translators
Peter Maydell
1
-0
/
+7
2015-06-22
disas: Remove uses of CPU env
Peter Crosthwaite
1
-1
/
+1
2015-06-15
target-arm: Correct "preferred return address" for cpreg access exceptions
Peter Maydell
1
-1
/
+1
2015-06-15
target-arm: Add the THUMB_DSP feature
Aurelio C. Remonda
1
-10
/
+102
2015-05-29
target-arm: Avoid buffer overrun on UNPREDICTABLE ldrd/strd
Peter Maydell
1
-24
/
+32
2015-05-29
target-arm: Don't halt on WFI unless we don't have any work
Peter Maydell
1
-0
/
+4
2015-05-29
target-arm: Extend FP checks to use an EL
Greg Bellows
1
-10
/
+7
2015-05-29
target-arm: Add exception target el infrastructure
Greg Bellows
1
-23
/
+42
2015-03-16
target-arm: Fix handling of STM (user) with r15 in register list
Peter Maydell
1
-6
/
+12
2015-03-13
tcg: Change translator-side labels to a pointer
Richard Henderson
1
-4
/
+4
2015-02-12
tcg: Introduce tcg_op_buf_count and tcg_op_buf_full
Richard Henderson
1
-6
/
+3
2015-02-12
tcg: Move emit of INDEX_op_end into gen_tb_end
Richard Henderson
1
-1
/
+0
2015-02-05
target-arm: Use correct mmu_idx for unprivileged loads and stores
Peter Maydell
1
-2
/
+24
2015-02-05
target-arm: Define correct mmu_idx values and pass them in TB flags
Peter Maydell
1
-2
/
+3
2015-02-05
target-arm: check that LSB <= MSB in BFI instruction
Kirill Batuzov
1
-0
/
+4
2015-01-03
gen-icount: check cflags instead of use_icount global
Paolo Bonzini
1
-1
/
+1
2015-01-03
translate: check cflags instead of use_icount global
Paolo Bonzini
1
-2
/
+2
2014-12-11
target-arm: add secure state bit to CPREG hash
Peter Maydell
1
-5
/
+9
2014-12-11
target-arm: add non-secure Translation Block flag
Sergey Fedorov
1
-0
/
+1
2014-11-04
target-arm/translate.c: Don't pass CPUARMState * to disas_arm_insn()
Peter Maydell
1
-6
/
+5
2014-11-04
target-arm/translate.c: Don't pass CPUARMState around in the decoder
Peter Maydell
1
-44
/
+50
2014-11-04
target-arm/translate.c: Don't use IS_M()
Peter Maydell
1
-8
/
+11
2014-11-04
target-arm/translate.c: Use arm_dc_feature() rather than arm_feature()
Peter Maydell
1
-60
/
+80
2014-11-04
target-arm/translate.c: Use arm_dc_feature() in ENABLE_ARCH_ macros
Peter Maydell
1
-8
/
+8
2014-10-24
target-arm: rename arm_current_pl to arm_current_el
Greg Bellows
1
-2
/
+2
2014-10-24
target-arm: correctly UNDEF writes to FPINST/FPINST2 from EL0
Peter Maydell
1
-0
/
+3
2014-10-24
target-arm: Add support for A32 and T32 HVC and SMC insns
Peter Maydell
1
-11
/
+92
2014-09-29
target-arm: Don't handle c15_cpar changes via tb_flush()
Peter Maydell
1
-19
/
+21
2014-08-19
target-arm: Implement ARMv8 single-stepping for AArch32 code
Peter Maydell
1
-2
/
+74
2014-08-19
target-arm: Don't allow AArch32 to access RES0 CPSR bits
Peter Maydell
1
-6
/
+7
2014-08-12
trace: [tcg] Include TCG-tracing header on all targets
LluĂs Vilanova
1
-0
/
+3
2014-06-09
target-arm: Delete unused iwmmxt_msadb helper
Peter Maydell
1
-2
/
+0
2014-06-09
target-arm: A32/T32: Mask CRC value in calling code, not helper
Peter Maydell
1
-0
/
+10
2014-06-09
target-arm: add support for v8 VMULL.P64 instruction
Peter Maydell
1
-1
/
+25
2014-06-09
target-arm: Allow 3reg_wide undefreq to encode more bad size options
Peter Maydell
1
-12
/
+12
2014-06-09
target-arm: add support for v8 SHA1 and SHA256 instructions
Ard Biesheuvel
1
-0
/
+84
2014-06-05
target-arm: move arm_*_code to a separate file
Paolo Bonzini
1
-0
/
+1
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-3
/
+2
2014-05-27
target-arm: Add SPSR entries for EL2/HYP and EL3/MON
Edgar E. Iglesias
1
-2
/
+2
2014-05-27
target-arm: A32: Use get_mem_index for load/stores
Edgar E. Iglesias
1
-106
/
+106
2014-05-27
target-arm/translate.c: Use get_mem_index() for SRS memory accesses
Peter Maydell
1
-2
/
+2
2014-05-27
target-arm/translate.c: Clean up mmu index handling for ldrt/strt
Peter Maydell
1
-12
/
+17
2014-04-17
arm: translate.c: Fix smlald Instruction
Peter Crosthwaite
1
-11
/
+23
2014-04-17
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
Peter Maydell
1
-0
/
+5
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
1
-2
/
+8
2014-04-17
target-arm: Fix VFP enables for AArch32 EL0 under AArch64 EL1
Peter Maydell
1
-0
/
+31
2014-04-17
target-arm: Add support for generating exceptions with syndrome information
Peter Maydell
1
-38
/
+65
2014-04-17
target-arm: Provide correct syndrome information for cpreg access traps
Peter Maydell
1
-1
/
+44
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
1
-0
/
+1
[next]