index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-03-16
target-arm: Implement MRS (banked) and MSR (banked) instructions
Peter Maydell
1
-3
/
+243
2016-03-04
target-arm: Only trap SRS from S-EL1 if specified mode is MON
Ralf-Philipp Weinmann
1
-1
/
+2
2016-03-04
target-arm: implement BE32 mode in system emulation
Paolo Bonzini
1
-15
/
+71
2016-03-04
target-arm: implement setend
Paolo Bonzini
1
-8
/
+6
2016-03-04
target-arm: introduce tbflag for endianness
Peter Crosthwaite
1
-1
/
+1
2016-03-04
target-arm: introduce disas flag for endianness
Paolo Bonzini
1
-15
/
+24
2016-03-04
target-arm: pass DisasContext to gen_aa32_ld*/st*
Paolo Bonzini
1
-128
/
+142
2016-03-04
target-arm: implement SCTLR.B, drop bswap_code
Paolo Bonzini
1
-8
/
+8
2016-03-01
tcg: Add type for vCPU pointers
LluĂs Vilanova
1
-1
/
+1
2016-02-26
target-arm: Give CPSR setting on 32-bit exception return its own helper
Peter Maydell
1
-3
/
+3
2016-02-18
target-arm: UNDEF in the UNPREDICTABLE SRS-from-System case
Peter Maydell
1
-4
/
+5
2016-02-18
target-arm: Clean up trap/undef handling of SRS
Peter Maydell
1
-5
/
+61
2016-02-11
target-arm: Fix IL bit reported for Thumb VFP and Neon traps
Peter Maydell
1
-3
/
+3
2016-02-11
target-arm: Fix IL bit reported for Thumb coprocessor traps
Peter Maydell
1
-4
/
+4
2016-02-11
target-arm: Add isread parameter to CPAccessFns
Peter Maydell
1
-2
/
+5
2016-02-09
tcg: Change tcg_global_mem_new_* to take a TCGv_ptr
Richard Henderson
1
-9
/
+9
2016-02-09
tcg: Remove lingering references to gen_opc_buf
Richard Henderson
1
-2
/
+1
2016-02-03
log: do not unnecessarily include qom/cpu.h
Paolo Bonzini
1
-0
/
+1
2016-01-18
target-arm: Clean up includes
Peter Maydell
1
-5
/
+1
2015-12-17
target-arm: Fix and improve AA32 singlestep translation completion code
Sergey Fedorov
1
-34
/
+31
2015-12-17
target-arm: raise exception on misaligned LDREX operands
Andrew Baumann
1
-4
/
+7
2015-11-19
target-arm: Update condexec before arch BP check in AA32 translation
Sergey Fedorov
1
-0
/
+1
2015-11-19
target-arm: Update condexec before CP access check in AA32 translation
Sergey Fedorov
1
-0
/
+1
2015-11-12
target-arm: Update PC before calling gen_helper_check_breakpoints()
Sergey Fedorov
1
-0
/
+1
2015-11-10
target-arm: Clean up DISAS_UPDATE usage in AArch32 translation code
Sergey Fedorov
1
-11
/
+14
2015-11-03
target-arm: Report S/NS status in the CPU debug logs
Peter Maydell
1
-1
/
+11
2015-10-28
target-*: Advance pc after recognizing a breakpoint
Richard Henderson
1
-2
/
+5
2015-10-27
target-arm/translate.c: Handle non-executable page-straddling Thumb insns
Peter Maydell
1
-1
/
+44
2015-10-16
target-arm: Fix CPU breakpoint handling
Sergey Fedorov
1
-5
/
+14
2015-10-16
target-arm: Break the TB after ISB to execute self-modified code correctly
Sergey Sorokin
1
-2
/
+15
2015-10-07
tcg: Remove gen_intermediate_code_pc
Richard Henderson
1
-45
/
+9
2015-10-07
tcg: Pass data argument to restore_state_to_opc
Richard Henderson
1
-4
/
+5
2015-10-07
tcg: Add TCG_MAX_INSNS
Richard Henderson
1
-1
/
+5
2015-10-07
target-arm: Add condexec state to insn_start
Richard Henderson
1
-1
/
+2
2015-10-07
target-*: Introduce and use cpu_breakpoint_test
Richard Henderson
1
-15
/
+16
2015-10-07
target-*: Increment num_insns immediately after tcg_gen_insn_start
Richard Henderson
1
-3
/
+4
2015-10-07
target-*: Unconditionally emit tcg_gen_insn_start
Richard Henderson
1
-4
/
+1
2015-10-07
tcg: Rename debug_insn_start to insn_start
Richard Henderson
1
-1
/
+1
2015-09-14
target-arm: Handle always condition codes within arm_test_cc
Richard Henderson
1
-0
/
+9
2015-09-14
target-arm: Introduce DisasCompare
Richard Henderson
1
-46
/
+69
2015-09-14
target-arm: Share all common TCG temporaries
Richard Henderson
1
-5
/
+5
2015-09-11
maint: remove / fix many doubled words
Daniel P. Berrange
1
-1
/
+1
2015-09-08
target-arm: Fix default_exception_el() function for the case when EL3 is not ...
Sergey Sorokin
1
-1
/
+5
2015-08-24
tcg: Remove tcg_gen_trunc_i64_i32
Richard Henderson
1
-23
/
+23
2015-07-06
target-arm: Implement YIELD insn to yield in ARM and Thumb translators
Peter Maydell
1
-0
/
+7
2015-06-22
disas: Remove uses of CPU env
Peter Crosthwaite
1
-1
/
+1
2015-06-15
target-arm: Correct "preferred return address" for cpreg access exceptions
Peter Maydell
1
-1
/
+1
2015-06-15
target-arm: Add the THUMB_DSP feature
Aurelio C. Remonda
1
-10
/
+102
2015-05-29
target-arm: Avoid buffer overrun on UNPREDICTABLE ldrd/strd
Peter Maydell
1
-24
/
+32
2015-05-29
target-arm: Don't halt on WFI unless we don't have any work
Peter Maydell
1
-0
/
+4
[next]