index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
translate-a64.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-09-14
target-arm: Use tcg_gen_extrh_i64_i32
Richard Henderson
1
-25
/
+9
2015-09-14
target-arm: Recognize ROR
Richard Henderson
1
-12
/
+21
2015-09-14
target-arm: Eliminate unnecessary zero-extend in disas_bitfield
Richard Henderson
1
-1
/
+5
2015-09-14
target-arm: Recognize UXTB, UXTH, LSR, LSL
Richard Henderson
1
-0
/
+17
2015-09-14
target-arm: Recognize SXTB, SXTH, SXTW, ASR
Richard Henderson
1
-1
/
+23
2015-09-14
target-arm: Implement fcsel with movcond
Richard Henderson
1
-28
/
+17
2015-09-14
target-arm: Implement ccmp branchless
Richard Henderson
1
-16
/
+58
2015-09-14
target-arm: Use setcond and movcond for csel
Richard Henderson
1
-36
/
+49
2015-09-14
target-arm: Share all common TCG temporaries
Richard Henderson
1
-22
/
+0
2015-09-08
target-arm: Fix default_exception_el() function for the case when EL3 is not ...
Sergey Sorokin
1
-1
/
+5
2015-09-07
target-arm: Wire up HLT 0xf000 as the A64 semihosting instruction
Peter Maydell
1
-2
/
+22
2015-08-24
tcg: Remove tcg_gen_trunc_i64_i32
Richard Henderson
1
-30
/
+30
2015-07-06
target-arm: Split DISAS_YIELD from DISAS_WFE
Peter Maydell
1
-0
/
+6
2015-06-22
disas: Remove uses of CPU env
Peter Crosthwaite
1
-1
/
+1
2015-05-29
target-arm: Don't halt on WFI unless we don't have any work
Peter Maydell
1
-0
/
+4
2015-05-29
target-arm: Extend FP checks to use an EL
Greg Bellows
1
-4
/
+4
2015-05-29
target-arm: Make singlestate TB flags common between AArch32/64
Peter Maydell
1
-2
/
+2
2015-05-29
target-arm: Add exception target el infrastructure
Greg Bellows
1
-12
/
+22
2015-03-13
tcg: Change translator-side labels to a pointer
Richard Henderson
1
-13
/
+13
2015-02-13
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20150212' into staging
Peter Maydell
1
-7
/
+3
2015-02-13
target-arm: A64: Avoid signed shifts in disas_ldst_pair()
Peter Maydell
1
-1
/
+1
2015-02-13
target-arm: A64: Avoid left shifting negative integers in disas_pc_rel_addr
Peter Maydell
1
-2
/
+3
2015-02-13
target-arm: A64: Fix handling of rotate in logic_imm_decode_wmask
Peter Maydell
1
-1
/
+4
2015-02-13
target-arm: A64: Fix shifts into sign bit
Peter Maydell
1
-3
/
+3
2015-02-12
tcg: Introduce tcg_op_buf_count and tcg_op_buf_full
Richard Henderson
1
-6
/
+3
2015-02-12
tcg: Move emit of INDEX_op_end into gen_tb_end
Richard Henderson
1
-1
/
+0
2015-02-05
target-arm: Use correct mmu_idx for unprivileged loads and stores
Peter Maydell
1
-1
/
+18
2015-02-05
target-arm: Define correct mmu_idx values and pass them in TB flags
Peter Maydell
1
-2
/
+3
2015-02-05
target-arm/translate-a64: Fix wrong mmu_idx usage for LDT/STT
Peter Maydell
1
-1
/
+1
2015-01-03
gen-icount: check cflags instead of use_icount global
Paolo Bonzini
1
-1
/
+1
2015-01-03
translate: check cflags instead of use_icount global
Paolo Bonzini
1
-2
/
+2
2014-11-02
target-arm: A64: remove redundant store
Alex Bennée
1
-1
/
+0
2014-10-24
target-arm: rename arm_current_pl to arm_current_el
Greg Bellows
1
-8
/
+8
2014-10-24
target-arm: Handle SMC/HVC undef-if-no-ELx in pre_* helpers
Peter Maydell
1
-2
/
+2
2014-09-29
target-arm: A64: Emulate the SMC insn
Edgar E. Iglesias
1
-0
/
+13
2014-09-29
target-arm: A64: Emulate the HVC insn
Edgar E. Iglesias
1
-9
/
+22
2014-08-19
target-arm: Implement ARMv8 single-step handling for A64 code
Peter Maydell
1
-5
/
+86
2014-08-19
target-arm: A64: Avoid duplicate exit_tb(0) in non-linked goto_tb
Peter Maydell
1
-2
/
+3
2014-08-19
target-arm: Fix return address for A64 BRK instructions
Peter Maydell
1
-1
/
+1
2014-08-12
trace: [tcg] Include TCG-tracing header on all targets
Lluís Vilanova
1
-0
/
+2
2014-06-19
target-arm/translate-a64.c: Fix dead ?: in handle_simd_shift_fpint_conv()
Peter Maydell
1
-1
/
+1
2014-06-19
target-arm/translate-a64.c: Remove dead ?: in disas_simd_3same_int()
Peter Maydell
1
-1
/
+2
2014-06-09
target-arm: A64: Implement two-register SHA instructions
Peter Maydell
1
-1
/
+44
2014-06-09
target-arm: A64: Implement 3-register SHA instructions
Peter Maydell
1
-1
/
+58
2014-06-09
target-arm: A64: Implement AES instructions
Peter Maydell
1
-1
/
+50
2014-06-09
target-arm: A64: Implement CRC instructions
Peter Maydell
1
-1
/
+53
2014-06-09
target-arm: A64: Use PMULL feature bit for PMULL
Peter Maydell
1
-1
/
+1
2014-06-05
target-arm: move arm_*_code to a separate file
Paolo Bonzini
1
-0
/
+1
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-3
/
+2
2014-05-27
target-arm: A64: Trap ERET from EL0 at translation time
Edgar E. Iglesias
1
-0
/
+4
[next]