aboutsummaryrefslogtreecommitdiff
path: root/target-arm/op_helper.c
AgeCommit message (Expand)AuthorFilesLines
2014-09-29target-arm: A64: Emulate the SMC insnEdgar E. Iglesias1-0/+26
2014-09-29target-arm: A64: Emulate the HVC insnEdgar E. Iglesias1-0/+31
2014-09-29target-arm: Don't handle c15_cpar changes via tb_flush()Peter Maydell1-0/+11
2014-09-29target-arm: Implement handling of breakpoint firingPeter Maydell1-15/+60
2014-09-12target-arm: Implement handling of fired watchpointsPeter Maydell1-0/+188
2014-08-19target-arm: Implement ARMv8 single-step handling for A64 codePeter Maydell1-0/+5
2014-08-19target-arm: Set PSTATE.SS correctly on exception return from AArch64Peter Maydell1-0/+20
2014-08-19target-arm: Don't allow AArch32 to access RES0 CPSR bitsPeter Maydell1-1/+1
2014-08-04target-arm: A64: Respect SPSEL in ERET SP restoreEdgar E. Iglesias1-1/+1
2014-08-04target-arm: A64: Break out aarch64_save/restore_spEdgar E. Iglesias1-5/+1
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini1-2/+1
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini1-14/+0
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-1/+1
2014-05-27target-arm: A64: Generalize ERET to various ELsEdgar E. Iglesias1-5/+6
2014-05-27target-arm: A64: Forbid ERET to higher or unimplemented ELsEdgar E. Iglesias1-2/+6
2014-05-27target-arm: A64: Introduce aarch64_banked_spsr_index()Edgar E. Iglesias1-1/+2
2014-05-27target-arm: Make elr_el1 an arrayEdgar E. Iglesias1-3/+3
2014-05-01target-arm: Correct a comment refering to EL0Edgar E. Iglesias1-1/+1
2014-04-17target-arm: Implement AArch64 EL1 exception handlingRob Herring1-0/+60
2014-04-17target-arm: Implement SP_EL0, SP_EL1Peter Maydell1-1/+1
2014-04-17target-arm: Add support for generating exceptions with syndrome informationPeter Maydell1-1/+20
2014-04-17target-arm: Provide correct syndrome information for cpreg access trapsPeter Maydell1-4/+4
2014-04-17target-arm: Split out private-to-target functions into internals.hPeter Maydell1-0/+1
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber1-4/+4
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber1-5/+7
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber1-6/+14
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber1-1/+2
2014-03-10target-arm: Implement WFE as a yield operationPeter Maydell1-0/+9
2014-02-26target-arm: A64: Implement MSR (immediate) instructionsPeter Maydell1-0/+25
2014-02-20target-arm: Drop success/fail return from cpreg read and write functionsPeter Maydell1-20/+8
2014-02-20target-arm: Split cpreg access checks out from read/write functionsPeter Maydell1-0/+18
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-1/+3
2013-02-23target-arm: Implement sbc_cc inlineRichard Henderson1-15/+0
2013-02-23target-arm: Implement adc_cc inlineRichard Henderson1-15/+0
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-5/+5
2012-12-16exec: refactor cpu_restore_stateBlue Swirl1-7/+1
2012-10-24target-arm: Remove out of date FIXME regarding saturating arithmeticPeter Maydell1-2/+0
2012-10-05target-arm: convert sar, shl and shr helpers to TCGAurelien Jarno1-24/+0
2012-10-05target-arm: convert add_cc and sub_cc helpers to TCGAurelien Jarno1-20/+0
2012-09-15target-arm: final conversion to AREG0 free modeBlue Swirl1-7/+1
2012-09-15target-arm: convert remaining helpersBlue Swirl1-32/+32
2012-09-15target-arm: convert void helpersBlue Swirl1-10/+10
2012-08-10target-arm: Fix typos in commentsPeter Maydell1-1/+1
2012-06-20target-arm: initial coprocessor register frameworkPeter Maydell1-2/+40
2012-04-14Use uintptr_t for various op related functionsBlue Swirl1-5/+3
2012-03-14target-arm: Don't overuse CPUStateAndreas Färber1-3/+3
2011-10-08ARM: fix segfaultBlue Swirl1-0/+1
2011-10-01softmmu_header: pass CPUState to tlb_fillBlue Swirl1-4/+2
2011-08-07Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl1-1/+1
generated by cgit v1.1 at 2024-11-18 23:43:43 +0000