index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
internals.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-01-15
target-arm: Use the right MMU index in arm_regime_using_lpae_format
Alvise Rigo
1
-2
/
+3
2015-12-17
target-arm: raise exception on misaligned LDREX operands
Andrew Baumann
1
-0
/
+7
2015-11-03
target-arm: Add and use symbolic names for register banks
Soren Brinkmann
1
-3
/
+13
2015-10-27
target-arm: Add ARMMMUFaultInfo
Edgar E. Iglesias
1
-1
/
+14
2015-10-27
target-arm: Add computation of starting level for S2 PTW
Edgar E. Iglesias
1
-0
/
+25
2015-09-07
target-arm: Wire up HLT 0xf000 as the A64 semihosting instruction
Peter Maydell
1
-0
/
+2
2015-06-15
arm: Refactor get_phys_addr FSR return mechanism
Peter Crosthwaite
1
-1
/
+2
2015-05-29
target-arm: Move setting of exception info into tlb_fill
Peter Maydell
1
-0
/
+3
2015-05-18
target-arm: Add WFx syndrome function
Greg Bellows
1
-0
/
+6
2015-04-01
target-arm: Store SPSR_EL1 state in banked_spsr[1] (SPSR_svc)
Peter Maydell
1
-1
/
+4
2014-12-11
target-arm: make TTBCR banked
Fabian Aggeler
1
-3
/
+3
2014-10-24
target-arm: rename arm_current_pl to arm_current_el
Greg Bellows
1
-1
/
+1
2014-10-24
target-arm: add emulation of PSCI calls for system emulation
Rob Herring
1
-0
/
+12
2014-10-24
target-arm: Add support for A32 and T32 HVC and SMC insns
Peter Maydell
1
-0
/
+10
2014-09-29
target-arm: Add support for VIRQ and VFIQ
Edgar E. Iglesias
1
-0
/
+2
2014-09-29
target-arm: A64: Emulate the SMC insn
Edgar E. Iglesias
1
-0
/
+6
2014-09-29
target-arm: Add a Hypervisor Trap exception type
Edgar E. Iglesias
1
-0
/
+1
2014-09-29
target-arm: A64: Emulate the HVC insn
Edgar E. Iglesias
1
-0
/
+6
2014-09-29
target-arm: Implement handling of breakpoint firing
Peter Maydell
1
-0
/
+6
2014-09-29
target-arm: Implement setting guest breakpoints
Peter Maydell
1
-0
/
+9
2014-09-12
target-arm: Implement handling of fired watchpoints
Peter Maydell
1
-0
/
+9
2014-09-12
target-arm: Move extended_addresses_enabled() to internals.h
Peter Maydell
1
-0
/
+11
2014-09-12
target-arm: Implement setting of watchpoints
Peter Maydell
1
-0
/
+10
2014-08-19
target-arm: Implement ARMv8 single-step handling for A64 code
Peter Maydell
1
-0
/
+6
2014-08-04
target-arm: A64: Break out aarch64_save/restore_sp
Edgar E. Iglesias
1
-9
/
+20
2014-05-27
target-arm: A64: Generalize update_spsel for the various ELs
Edgar E. Iglesias
1
-5
/
+6
2014-05-27
target-arm: A64: Introduce aarch64_banked_spsr_index()
Edgar E. Iglesias
1
-0
/
+14
2014-04-17
target-arm: Move arm_log_exception() into internals.h
Peter Maydell
1
-0
/
+31
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
1
-0
/
+25
2014-04-17
target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN set
Peter Maydell
1
-0
/
+7
2014-04-17
target-arm: Provide syndrome information for MMU faults
Rob Herring
1
-0
/
+13
2014-04-17
target-arm: Add support for generating exceptions with syndrome information
Peter Maydell
1
-0
/
+14
2014-04-17
target-arm: Provide correct syndrome information for cpreg access traps
Peter Maydell
1
-0
/
+128
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
1
-0
/
+49