index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-05-27
target-arm: Register EL3 versions of ELR and SPSR
Edgar E. Iglesias
1
-0
/
+16
2014-05-27
target-arm: Register EL2 versions of ELR and SPSR
Edgar E. Iglesias
1
-0
/
+16
2014-05-27
target-arm: Add SPSR entries for EL2/HYP and EL3/MON
Edgar E. Iglesias
1
-0
/
+4
2014-05-27
target-arm: c12_vbar -> vbar_el[]
Edgar E. Iglesias
1
-3
/
+3
2014-05-27
target-arm: Make esr_el1 an array
Edgar E. Iglesias
1
-5
/
+5
2014-05-27
target-arm: Make elr_el1 an array
Edgar E. Iglesias
1
-1
/
+2
2014-05-27
target-arm: implement CPACR register logic for ARMv7
Fabian Aggeler
1
-4
/
+28
2014-05-13
target-arm/helper.c: Don't flush the TLB if SCTLR is rewritten unchanged
Peter Maydell
1
-0
/
+7
2014-05-01
target-arm: A64: Fix a typo when declaring TLBI ops
Edgar E. Iglesias
1
-12
/
+12
2014-05-01
target-arm: Make vbar_write 64bit friendly on 32bit hosts
Edgar E. Iglesias
1
-1
/
+1
2014-05-01
target-arm: Implement XScale cache lockdown operations as NOPs
Peter Maydell
1
-0
/
+15
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
1
-6
/
+33
2014-04-17
target-arm: Implement RVBAR register
Peter Maydell
1
-0
/
+6
2014-04-17
target-arm: Implement AArch64 address translation operations
Peter Maydell
1
-29
/
+24
2014-04-17
target-arm: Implement auxiliary fault status registers
Peter Maydell
1
-0
/
+9
2014-04-17
target-arm: Replace wildcarded cpreg definitions with precise ones for ARMv8
Peter Maydell
1
-5
/
+91
2014-04-17
target-arm: Don't expose wildcard ID register definitions for ARMv8
Peter Maydell
1
-18
/
+43
2014-04-17
target-arm: Implement ISR_EL1 register
Peter Maydell
1
-0
/
+18
2014-04-17
target-arm: Implement AArch64 view of ACTLR
Peter Maydell
1
-1
/
+2
2014-04-17
target-arm: Implement AArch64 view of CONTEXTIDR
Peter Maydell
1
-15
/
+18
2014-04-17
target-arm: Implement AArch64 views of AArch32 ID registers
Peter Maydell
1
-29
/
+44
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
1
-0
/
+12
2014-04-17
target-arm: Move arm_log_exception() into internals.h
Peter Maydell
1
-31
/
+0
2014-04-17
target-arm: Implement AArch64 SPSR_EL1
Peter Maydell
1
-0
/
+4
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
1
-0
/
+34
2014-04-17
target-arm: Add AArch64 ELR_EL1 register.
Peter Maydell
1
-0
/
+4
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
1
-13
/
+25
2014-04-17
target-arm: Use dedicated CPU state fields for ARM946 access bit registers
Peter Maydell
1
-10
/
+14
2014-04-17
target-arm: A64: Implement DC ZVA
Peter Maydell
1
-5
/
+117
2014-04-17
target-arm: Don't mention PMU in debug feature register
Peter Maydell
1
-1
/
+6
2014-04-17
target-arm: Add v8 mmu translation support
Rob Herring
1
-32
/
+77
2014-04-17
target-arm: Provide syndrome information for MMU faults
Rob Herring
1
-0
/
+12
2014-04-17
target-arm: Define exception record for AArch64 exceptions
Peter Maydell
1
-9
/
+14
2014-04-17
target-arm: Implement AArch64 DAIF system register
Peter Maydell
1
-0
/
+20
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
1
-0
/
+1
2014-03-17
target-arm: A64: Add [UF]RSQRTE (reciprocal root estimate)
Alex Bennée
1
-27
/
+106
2014-03-17
target-arm: A64: Implement AdvSIMD reciprocal estimate insns URECPE, FRECPE
Alex Bennée
1
-35
/
+163
2014-03-17
target-arm: Add ARM_CP_IO notation to PMCR reginfo
Peter Maydell
1
-0
/
+1
2014-03-15
misc: Fix typos in comments
Stefan Weil
1
-1
/
+1
2014-03-13
cputlb: Change tlb_set_page() argument to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-10
/
+29
2014-03-13
cputlb: Change tlb_flush_page() argument to CPUState
Andreas Färber
1
-4
/
+10
2014-03-13
exec: Change cpu_abort() argument to CPUState
Andreas Färber
1
-10
/
+25
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
1
-14
/
+11
2014-03-13
cpu: Turn cpu_handle_mmu_fault() into a CPUClass hook
Andreas Färber
1
-4
/
+9
2014-03-13
cpu: Factor out cpu_generic_init()
Andreas Färber
1
-13
/
+1
2014-03-13
target-arm: Clean up ENV_GET_CPU() usage
Andreas Färber
1
-5
/
+7
2014-03-10
target-arm: Implements the ARM PMCCNTR register
Alistair Francis
1
-4
/
+85
2014-03-10
target-arm: Fix incorrect setting of E bit in CPSR
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Add support for AArch32 ARMv8 CRC32 instructions
Will Newton
1
-0
/
+39
[prev]
[next]