index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-08-04
target-arm: A64: fix TLB flush instructions
Alex Bennée
1
-2
/
+8
2014-08-04
target-arm: don't hardcode mask values in arm_cpu_handle_mmu_fault
Alex Bennée
1
-2
/
+2
2014-08-04
target-arm: Fix bit test in sp_el0_access
Stefan Weil
1
-1
/
+1
2014-08-04
target-arm: Add FAR_EL2 and 3
Edgar E. Iglesias
1
-0
/
+6
2014-08-04
target-arm: Add ESR_EL2 and 3
Edgar E. Iglesias
1
-0
/
+8
2014-08-04
target-arm: Make far_el1 an array
Edgar E. Iglesias
1
-6
/
+6
2014-06-24
Fix new typos (found by codespell)
Stefan Weil
1
-1
/
+1
2014-06-19
target-arm: Add ULL suffix to calculation of page size
Peter Maydell
1
-1
/
+1
2014-06-19
target-arm: implement PD0/PD1 bits for TTBCR
Fabian Aggeler
1
-18
/
+44
2014-06-09
target-arm: Fix errors in writes to generic timer control registers
Peter Maydell
1
-3
/
+3
2014-06-09
target-arm: A32/T32: Mask CRC value in calling code, not helper
Peter Maydell
1
-19
/
+6
2014-06-09
target-arm: Correct handling of UXN bit in ARMv8 LPAE page tables
Ian Campbell
1
-9
/
+8
2014-06-09
target-arm: Prepare cpreg writefns/readfns for EL3/SecExt
Fabian Aggeler
1
-14
/
+14
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
1
-2
/
+1
2014-06-05
target-arm: move arm_*_code to a separate file
Paolo Bonzini
1
-0
/
+1
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-1
/
+1
2014-05-27
target-arm: A64: Register VBAR_EL3
Edgar E. Iglesias
1
-0
/
+5
2014-05-27
target-arm: A64: Register VBAR_EL2
Edgar E. Iglesias
1
-0
/
+21
2014-05-27
target-arm: Make vbar_write writeback to any CPREG
Edgar E. Iglesias
1
-1
/
+1
2014-05-27
target-arm: Register EL3 versions of ELR and SPSR
Edgar E. Iglesias
1
-0
/
+16
2014-05-27
target-arm: Register EL2 versions of ELR and SPSR
Edgar E. Iglesias
1
-0
/
+16
2014-05-27
target-arm: Add SPSR entries for EL2/HYP and EL3/MON
Edgar E. Iglesias
1
-0
/
+4
2014-05-27
target-arm: c12_vbar -> vbar_el[]
Edgar E. Iglesias
1
-3
/
+3
2014-05-27
target-arm: Make esr_el1 an array
Edgar E. Iglesias
1
-5
/
+5
2014-05-27
target-arm: Make elr_el1 an array
Edgar E. Iglesias
1
-1
/
+2
2014-05-27
target-arm: implement CPACR register logic for ARMv7
Fabian Aggeler
1
-4
/
+28
2014-05-13
target-arm/helper.c: Don't flush the TLB if SCTLR is rewritten unchanged
Peter Maydell
1
-0
/
+7
2014-05-01
target-arm: A64: Fix a typo when declaring TLBI ops
Edgar E. Iglesias
1
-12
/
+12
2014-05-01
target-arm: Make vbar_write 64bit friendly on 32bit hosts
Edgar E. Iglesias
1
-1
/
+1
2014-05-01
target-arm: Implement XScale cache lockdown operations as NOPs
Peter Maydell
1
-0
/
+15
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
1
-6
/
+33
2014-04-17
target-arm: Implement RVBAR register
Peter Maydell
1
-0
/
+6
2014-04-17
target-arm: Implement AArch64 address translation operations
Peter Maydell
1
-29
/
+24
2014-04-17
target-arm: Implement auxiliary fault status registers
Peter Maydell
1
-0
/
+9
2014-04-17
target-arm: Replace wildcarded cpreg definitions with precise ones for ARMv8
Peter Maydell
1
-5
/
+91
2014-04-17
target-arm: Don't expose wildcard ID register definitions for ARMv8
Peter Maydell
1
-18
/
+43
2014-04-17
target-arm: Implement ISR_EL1 register
Peter Maydell
1
-0
/
+18
2014-04-17
target-arm: Implement AArch64 view of ACTLR
Peter Maydell
1
-1
/
+2
2014-04-17
target-arm: Implement AArch64 view of CONTEXTIDR
Peter Maydell
1
-15
/
+18
2014-04-17
target-arm: Implement AArch64 views of AArch32 ID registers
Peter Maydell
1
-29
/
+44
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
1
-0
/
+12
2014-04-17
target-arm: Move arm_log_exception() into internals.h
Peter Maydell
1
-31
/
+0
2014-04-17
target-arm: Implement AArch64 SPSR_EL1
Peter Maydell
1
-0
/
+4
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
1
-0
/
+34
2014-04-17
target-arm: Add AArch64 ELR_EL1 register.
Peter Maydell
1
-0
/
+4
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
1
-13
/
+25
2014-04-17
target-arm: Use dedicated CPU state fields for ARM946 access bit registers
Peter Maydell
1
-10
/
+14
2014-04-17
target-arm: A64: Implement DC ZVA
Peter Maydell
1
-5
/
+117
2014-04-17
target-arm: Don't mention PMU in debug feature register
Peter Maydell
1
-1
/
+6
2014-04-17
target-arm: Add v8 mmu translation support
Rob Herring
1
-32
/
+77
[next]