aboutsummaryrefslogtreecommitdiff
path: root/target-arm/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2015-09-07target-arm: Refactor CPU affinity handlingPavel Fedin1-1/+1
2015-09-07arm: Remove hw_error() usages.Peter Crosthwaite1-2/+2
2015-09-07arm: cpu: assert() on no-EL2 virt IRQ error condition.Peter Crosthwaite1-4/+1
2015-08-13target-arm: Add the AArch64 view of the Secure physical timerPeter Maydell1-0/+2
2015-08-13target-arm: Add debug check for mismatched cpreg resetsPeter Maydell1-0/+23
2015-08-13target-arm: Add the Hypervisor timerEdgar E. Iglesias1-0/+2
2015-07-09disas: arm: QOMify target specific disas setupPeter Crosthwaite1-0/+35
2015-07-09cpu: Change cpu_exec_init() arg to cpu, not envPeter Crosthwaite1-1/+1
2015-07-09cpu: Add Error argument to cpu_exec_init()Bharata B Rao1-1/+1
2015-06-22Include qapi/qmp/qerror.h exactly where neededMarkus Armbruster1-1/+0
2015-06-19target-arm: Add support for Cortex-R5Peter Crosthwaite1-0/+38
2015-06-19target-arm: Add registers for PMSAv7Peter Crosthwaite1-0/+6
2015-06-19target-arm/helper.c: define MPUIR registerPeter Crosthwaite1-0/+18
2015-06-19target-arm: Do not reset sysregs marked as ALIASSergey Fedorov1-1/+1
2015-06-19target-arm: Add the Cortex-M4 CPUAurelio C. Remonda1-0/+11
2015-06-15arm: Add has-mpu propertyPeter Crosthwaite1-0/+13
2015-06-15target-arm: Add the THUMB_DSP featureAurelio C. Remonda1-0/+4
2015-06-15target-arm: Use the kernel's idea of MPIDR if we're using KVMPavel Fedin1-0/+12
2015-05-29target-arm: Update interrupt handling to use target ELGreg Bellows1-20/+41
2015-05-29target-arm: Move setting of exception info into tlb_fillPeter Maydell1-0/+17
2015-04-26target-arm: Adjust id_aa64pfr0 when has_el3 CPU property disabledSergey Fedorov1-1/+2
2015-04-26target-arm: rename c1_coproc to cpacr_el1Sergey Fedorov1-2/+2
2015-02-13target-arm: Add CPU property to disable AArch64Greg Bellows1-1/+4
2015-02-05target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64Pranavkumar Sawargaonkar1-0/+24
2015-02-05target-arm: Change reset to highest available ELGreg Bellows1-1/+8
2014-12-22target-arm: add cpu feature EL3 to CPUs with Security ExtensionsFabian Aggeler1-0/+4
2014-12-22target-arm: Add ARMCPU secure propertyGreg Bellows1-0/+23
2014-12-22target-arm: Add feature unset functionGreg Bellows1-0/+5
2014-12-11target-arm: make IFAR/DFAR bankedFabian Aggeler1-1/+1
2014-12-11target-arm: add SCTLR_EL3 and make SCTLR bankedFabian Aggeler1-2/+6
2014-11-04target-arm: Separate out M profile cpu_exec_interrupt handlingPeter Maydell1-10/+39
2014-10-24target-arm: Correct sense of the DCZID DZP bitPeter Maydell1-2/+2
2014-10-24target-arm: add emulation of PSCI calls for system emulationRob Herring1-3/+7
2014-10-24target-arm: do not set do_interrupt handlers for ARM and AArch64 user modesRob Herring1-1/+1
2014-10-24target-arm: add powered off cpu stateRob Herring1-1/+7
2014-10-06gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flagPeter Maydell1-0/+1
2014-09-29target-arm: Add support for VIRQ and VFIQEdgar E. Iglesias1-11/+36
2014-09-29target-arm: Break out exception masking to a separate funcEdgar E. Iglesias1-5/+2
2014-09-29target-arm: Don't handle c15_cpar changes via tb_flush()Peter Maydell1-5/+0
2014-09-29target-arm: Implement setting guest breakpointsPeter Maydell1-0/+1
2014-09-25target-arm: Use cpu_exec_interrupt qom hookRichard Henderson1-0/+34
2014-09-12target-arm: Implement handling of fired watchpointsPeter Maydell1-0/+1
2014-09-12target-arm: Implement setting of watchpointsPeter Maydell1-0/+2
2014-09-12target-arm: Fix broken indentation in arm_cpu_reest()Martin Galvan1-1/+1
2014-09-12target-arm: Fix resetting issues on ARMv7-M CPUsMartin Galvan1-10/+22
2014-08-19arm: cortex-a9: Fix cache-line size and associativityPeter Crosthwaite1-2/+2
2014-08-19target-arm: Adjust debug ID registers per-CPUPeter Maydell1-0/+3
2014-08-04target-arm: Make far_el1 an arrayEdgar E. Iglesias1-1/+1
2014-06-19target-arm: Introduce per-CPU field for PSCI versionPranavkumar Sawargaonkar1-0/+1
2014-06-09target-arm: VFPv4 implies half-precision extensionPeter Maydell1-2/+1
generated by cgit v1.1 at 2024-11-20 10:29:56 +0000