aboutsummaryrefslogtreecommitdiff
path: root/target-alpha
AgeCommit message (Expand)AuthorFilesLines
2014-08-12trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova1-0/+3
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini2-3/+2
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini1-14/+0
2014-06-05softmmu: move ALIGNED_ONLY to cpu.hPaolo Bonzini2-1/+1
2014-06-05softmmu: make do_unaligned_access a method of CPUPaolo Bonzini3-4/+7
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson7-12/+7
2014-05-14savevm: Remove all the unneeded version_minimum_id_old (rest)Juan Quintela1-2/+0
2014-05-02target-alpha: Fix RDUSPRichard Henderson1-1/+1
2014-04-17target-alpha: Remove cpu_unique, cpu_sysval, cpu_uspRichard Henderson1-19/+18
2014-04-17target-alpha: Tidy alpha_translate_initRichard Henderson1-35/+43
2014-04-17target-alpha: Don't issue goto_tb under singlestepRichard Henderson1-1/+2
2014-04-17target-alpha: Use non-local temps for zero/sinkRichard Henderson1-2/+2
2014-04-17target-alpha: Use extract to get insn fieldsRichard Henderson1-27/+22
2014-04-17target-alpha: Convert mfpr/mtpr to source/sinkRichard Henderson1-33/+19
2014-04-17target-alpha: Convert gen_cpys et al to source/sinkRichard Henderson1-76/+24
2014-04-17target-alpha: Convert gen_fcvtlq/ql to source/sinkRichard Henderson3-50/+36
2014-04-17target-alpha: Convert gen_fcmov to source/sinkRichard Henderson1-30/+14
2014-04-17target-alpha: Convert gen_bcond to source/sinkRichard Henderson1-18/+6
2014-04-17target-alpha: Convert most ieee insns to source/sinkRichard Henderson1-52/+17
2014-04-17target-alpha: Convert gen_ieee_input to source/sinkRichard Henderson1-19/+13
2014-04-17target-alpha: Convert MVIOP2 to source/sinkRichard Henderson1-19/+4
2014-04-17target-alpha: Convert ARITH3 to source/sinkRichard Henderson1-69/+39
2014-04-17target-alpha: Convert FARITH3 to source/sinkRichard Henderson1-53/+12
2014-04-17target-alpha: Convert FARITH2 to source/sinkRichard Henderson1-32/+11
2014-04-17target-alpha: Convert gen_zap/not to source/sinkRichard Henderson1-30/+11
2014-04-17target-alpha: Convert gen_ins_h/l to source/sinkRichard Henderson1-61/+50
2014-04-17target-alpha: Convert gen_ext_h/l to source/sinkRichard Henderson1-40/+26
2014-04-17target-alpha: Convert gen_msk_h/l to source/sinkRichard Henderson1-28/+19
2014-04-17target-alpha: Convert gen_cmov to source/sinkRichard Henderson1-44/+22
2014-04-17target-alpha: Convert ARITH3_EX to source/sinkRichard Henderson1-43/+6
2014-04-17target-alpha: Convert gen_cmp to source/sinkRichard Henderson1-35/+5
2014-04-17target-alpha: Convert gen_store_conditional to source/sinkRichard Henderson1-5/+1
2014-04-17target-alpha: Convert gen_load/store_mem to source/sinkRichard Henderson1-38/+29
2014-04-17target-alpha: Convert opcode 0x1F to source/sinkRichard Henderson1-20/+10
2014-04-17target-alpha: Convert opcode 0x1E to source/sinkRichard Henderson1-2/+4
2014-04-17target-alpha: Convert opcode 0x1C to source/sinkRichard Henderson1-54/+19
2014-04-17target-alpha: Convert opcode 0x1B to source/sinkRichard Henderson1-19/+13
2014-04-17target-alpha: Convert opcode 0x1A to source/sinkRichard Henderson1-5/+4
2014-04-17target-alpha: Convert opcode 0x18 to source/sinkRichard Henderson1-9/+9
2014-04-17target-alpha: Convert opcode 0x17 to source/sinkRichard Henderson1-21/+20
2014-04-17target-alpha: Convert opcode 0x14 to source/sinkRichard Henderson1-26/+18
2014-04-17target-alpha: Convert opcode 0x13 to source/sinkRichard Henderson1-39/+10
2014-04-17target-alpha: Convert opcode 0x12 to source/sinkRichard Henderson1-36/+27
2014-04-17target-alpha: Convert opcode 0x11 to source/sinkRichard Henderson1-89/+37
2014-04-17target-alpha: Introduce functions for source/sinkRichard Henderson1-233/+163
2014-04-17target-alpha: Introduce REQUIRE_REG_31Richard Henderson1-26/+44
2014-04-17target-alpha: Introduce REQUIRE_TB_FLAGRichard Henderson1-184/+133
2014-04-17target-alpha: fix the bracesPaolo Bonzini1-133/+180
2014-03-17target-alpha: fix subl and s8subl indentationPaolo Bonzini1-1/+2
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber1-1/+1