aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)AuthorFilesLines
2019-12-17memory: use RCU_READ_LOCK_GUARDPaolo Bonzini1-2/+1
2019-12-17hw/i386/pc: Extract the port92 devicePhilippe Mathieu-Daudé1-0/+3
2019-12-17hw/isa/isa-bus: cleanup irq functionsPaolo Bonzini1-4/+4
2019-12-17hw/i386: De-duplicate gsi_handler() to remove kvm_pc_gsi_handler()Philippe Mathieu-Daudé1-1/+0
2019-12-17x86: move more x86-generic functions out of PC filesPaolo Bonzini2-20/+18
2019-12-17x86: move SMM property to X86MachineStatePaolo Bonzini2-3/+5
2019-12-17hw: replace hw/i386/pc.h with a header just for the i8259Paolo Bonzini3-9/+13
2019-12-17object: Improve documentation of interfacesGreg Kurz1-2/+8
2019-12-17kvm: convert "-machine kernel_irqchip" to an accelerator propertyPaolo Bonzini1-3/+0
2019-12-17kvm: introduce kvm_kernel_irqchip_* functionsPaolo Bonzini1-2/+5
2019-12-17kvm: convert "-machine kvm_shadow_mem" to an accelerator propertyPaolo Bonzini1-2/+0
2019-12-17xen: convert "-machine igd-passthru" to an accelerator propertyPaolo Bonzini1-1/+0
2019-12-17tcg: add "-accel tcg,tb-size" and deprecate "-tb-size"Paolo Bonzini1-2/+0
2019-12-17tcg: convert "-accel threads" to a QOM propertyPaolo Bonzini1-2/+0
2019-12-17accel: pass object to accel_init_machinePaolo Bonzini1-1/+1
2019-12-17qom: add object_new_with_classPaolo Bonzini1-0/+12
2019-12-17qom: introduce object_register_sugar_propPaolo Bonzini1-0/+1
2019-12-17vl: configure accelerators from -accel optionsPaolo Bonzini1-1/+0
2019-12-17vl: merge -accel processing into configure_acceleratorsPaolo Bonzini1-1/+3
2019-12-17Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2019-12-1...Peter Maydell3-2199/+0
2019-12-17glib: use portable g_setenv()Marc-André Lureau1-2/+0
2019-12-17Remove the core bluetooth codeThomas Huth2-2197/+0
2019-12-17ppc/pnv: Drop PnvChipClass::typeGreg Kurz1-9/+0
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_pcba() methodGreg Kurz1-0/+1
2019-12-17ppc/pnv: Drop pnv_chip_is_power9() and pnv_chip_is_power10() helpersGreg Kurz1-10/+0
2019-12-17ppc/pnv: Pass content of the "compatible" property to pnv_dt_xscom()Greg Kurz1-1/+2
2019-12-17ppc/pnv: Pass XSCOM base address and address size to pnv_dt_xscom()Greg Kurz1-1/+2
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_core_base() methodGreg Kurz1-0/+1
2019-12-17ppc/pnv: Introduce PnvChipClass::intc_print_info() methodGreg Kurz1-0/+1
2019-12-17ppc/pnv: Drop pnv_is_power9() and pnv_is_power10() helpersGreg Kurz1-10/+0
2019-12-17ppc/pnv: Introduce PnvMachineClass::dt_power_mgt()Greg Kurz1-2/+6
2019-12-17ppc/pnv: Introduce PnvMachineClass and PnvMachineClass::compatGreg Kurz1-0/+13
2019-12-17ppc/pnv: Drop PnvPsiClass::chip_typeGreg Kurz1-1/+0
2019-12-17ppc/pnv: Introduce PnvPsiClass::compatGreg Kurz1-0/+2
2019-12-17ppc: Drop useless extern annotation for functionsGreg Kurz2-14/+14
2019-12-17ppc/pnv: Fix OCC common area region mappingCédric Le Goater2-2/+10
2019-12-17ppc/pnv: Introduce PBA registersCédric Le Goater3-10/+15
2019-12-17ppc/pnv: Make PnvXScomInterface an incomplete typeGreg Kurz1-4/+2
2019-12-17target/ppc: Work [S]PURR implementation and add HV supportSuraj Jitindar Singh1-2/+1
2019-12-17target/ppc: Implement the VTB for HV accessSuraj Jitindar Singh1-0/+1
2019-12-17ppc/pnv: add a LPC Controller model for POWER10Cédric Le Goater2-1/+9
2019-12-17ppc/pnv: add a PSI bridge model for POWER10Cédric Le Goater3-0/+14
2019-12-17ppc/pnv: Introduce a POWER10 PnvChip and a powernv10 machineCédric Le Goater2-0/+52
2019-12-17ppc: Deassert the external interrupt pin in KVM on resetGreg Kurz1-0/+2
2019-12-17spapr: Simplify ovec diffDavid Gibson1-3/+1
2019-12-17spapr: Fold h_cas_compose_response() into h_client_architecture_support()David Gibson1-3/+1
2019-12-17ppc/pnv: Dump the XIVE NVT tableCédric Le Goater1-0/+3
2019-12-17ppc/pnv: Extend XiveRouter with a get_block_id() handlerCédric Le Goater1-1/+1
2019-12-17ppc/pnv: Introduce a pnv_xive_block_id() helperCédric Le Goater1-3/+0
2019-12-17ppc/xive: Introduce a xive_tctx_ipb_update() helperCédric Le Goater1-0/+1