aboutsummaryrefslogtreecommitdiff
path: root/include/hw/ssi
AgeCommit message (Expand)AuthorFilesLines
2024-02-02hw/ssi: Implement BCM2835 SPI ControllerRayhan Faizel1-0/+81
2023-11-27hw/misc, hw/ssi: Fix some URLs for AMD / Xilinx modelsFrederic Konrad1-1/+1
2023-11-27hw/ssi/xilinx_spips: fix an out of bound accessFrederic Konrad1-0/+3
2023-09-08include/: spelling fixesMichael Tokarev1-1/+1
2023-09-01hw/ssi: Introduce a ssi_get_cs() helperCédric Le Goater1-0/+2
2023-09-01hw/ssi: Add a "cs" property to SSIPeripheralCédric Le Goater1-0/+3
2023-02-27Do not include hw/hw.h if it is not necessaryThomas Huth1-1/+0
2023-02-16hw/ssi: Add Nuvoton PSPI ModuleHao Wu1-0/+53
2023-02-14include/hw: Do not include "hw/registerfields.h" in headers that don't need itThomas Huth1-1/+0
2023-01-08include: Include headers where neededMarkus Armbruster1-0/+3
2022-10-24aspeed/smc: Cache AspeedSMCClassCédric Le Goater1-0/+2
2022-10-24ssi: cache SSIPeripheralClass to avoid GET_CLASS()Alex Bennée1-0/+3
2022-10-14hw/ssi: ibex_spi: fixup/add rw1c functionalityWilfred Mallawa1-2/+2
2022-05-11Clean up header guards that don't match their file nameMarkus Armbruster1-3/+3
2022-04-22hw/ssi: Add Ibex SPI device modelWilfred Mallawa1-0/+94
2022-03-08aspeed/smc: Rename 'max_peripherals' to 'cs_num_max'Cédric Le Goater1-1/+1
2022-03-08aspeed/smc: Remove 'num_cs' fieldCédric Le Goater1-1/+0
2022-02-26aspeed/smc: Add an address mask on segment registersCédric Le Goater1-0/+1
2022-01-28hw/ssi: Add a model of Xilinx Versal's OSPI flash memory controllerFrancisco Iglesias1-0/+111
2021-10-22aspeed/smc: Use a container for the flash mmio address spaceCédric Le Goater1-1/+1
2021-10-12aspeed/smc: Remove unused attribute 'irqline'Cédric Le Goater1-1/+0
2021-10-12aspeed/smc: Introduce a new addr_width() class handlerCédric Le Goater1-0/+1
2021-10-12aspeed/smc: Add default reset valuesCédric Le Goater1-0/+1
2021-10-12aspeed/smc: QOMify AspeedSMCFlashCédric Le Goater1-4/+9
2021-10-12aspeed/smc: Rename AspeedSMCFlash 'id' to 'cs'Cédric Le Goater1-1/+1
2021-10-12aspeed/smc: Remove the 'size' attribute from AspeedSMCFlashCédric Le Goater1-1/+0
2021-10-12aspeed/smc: Remove the 'flash' attribute from AspeedSMCFlashCédric Le Goater1-1/+0
2021-10-12aspeed/smc: Drop AspeedSMCController structureCédric Le Goater1-35/+29
2021-05-01aspeed/smc: Add extra controls to request DMACédric Le Goater1-0/+1
2021-05-01aspeed/smc: Add a 'features' attribute to the object classCédric Le Goater1-1/+1
2021-05-01hw/arm/aspeed: Do not sysbus-map mmio flash region directly, use aliasPhilippe Mathieu-Daudé1-0/+1
2021-05-01aspeed/smc: Remove unused "sdram-base" propertyCédric Le Goater1-3/+0
2021-03-10hw/ssi: xilinx_spips: Remove DMA related dead codes from zynqmp_spipsXuzhou Cheng1-1/+1
2021-03-04hw/ssi: Add SiFive SPI controller supportBin Meng1-0/+47
2021-02-11arm: Update infocenter.arm.com URLsPeter Maydell1-2/+3
2021-02-02hw/ssi: imx_spi: Use a macro for number of chip selects supportedBin Meng1-1/+4
2020-12-10hw/core/stream: Rename StreamSlave as StreamSinkPhilippe Mathieu-Daudé1-1/+1
2020-12-10hw/ssi: Rename SSI 'slave' as 'peripheral'Philippe Mathieu-Daudé1-23/+23
2020-12-10hw/ssi: Update coding style to make checkpatch.pl happyPhilippe Mathieu-Daudé1-7/+9
2020-12-10hw/ssi/aspeed_smc: Rename 'max_slaves' variable as 'max_peripherals'Philippe Mathieu-Daudé1-1/+1
2020-09-18Use OBJECT_DECLARE_SIMPLE_TYPE when possibleEduardo Habkost5-17/+6
2020-09-18Use OBJECT_DECLARE_TYPE when possibleEduardo Habkost2-7/+2
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-14hw/ssi: NPCM7xx Flash Interface Unit device modelHavard Skinnemoen1-0/+73
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost7-28/+20
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost7-18/+34
2020-07-03Replace uses of FROM_SSI_SLAVE() macro with QOM castsPeter Maydell1-2/+0
2020-07-03hw/misc/max111x: Use GPIO lines rather than max111x_set_input()Peter Maydell1-3/+0
2020-07-03ssi: Add ssi_realize_and_unref()Peter Maydell1-0/+26