index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
hw
/
riscv
/
boot.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-16
hw/riscv/boot.c: make riscv_load_initrd() static
Daniel Henrique Barboza
1
-1
/
+0
2023-02-16
hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()
Daniel Henrique Barboza
1
-0
/
+1
2023-02-16
hw/riscv: handle 32 bit CPUs kernel_entry in riscv_load_kernel()
Daniel Henrique Barboza
1
-0
/
+1
2023-02-07
hw/riscv: change riscv_compute_fdt_addr() semantics
Daniel Henrique Barboza
1
-1
/
+1
2023-02-07
hw/riscv: split fdt address calculation from fdt load
Daniel Henrique Barboza
1
-1
/
+3
2023-01-20
hw/riscv/boot.c: use MachineState in riscv_load_kernel()
Daniel Henrique Barboza
1
-1
/
+1
2023-01-20
hw/riscv/boot.c: use MachineState in riscv_load_initrd()
Daniel Henrique Barboza
1
-2
/
+1
2023-01-20
hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd()
Daniel Henrique Barboza
1
-2
/
+2
2023-01-20
hw/riscv/boot.c: Introduce riscv_find_firmware()
Bin Meng
1
-0
/
+2
2023-01-20
hw/riscv/boot.c: introduce riscv_default_firmware_name()
Daniel Henrique Barboza
1
-0
/
+1
2023-01-20
hw/riscv/boot.c: make riscv_find_firmware() static
Daniel Henrique Barboza
1
-1
/
+0
2022-10-14
hw/riscv: virt: Enable booting S-mode firmware from pflash
Sunil V L
1
-0
/
+1
2022-09-07
hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()
Daniel Henrique Barboza
1
-1
/
+1
2022-04-22
hw/riscv: boot: Support 64bit fdt address.
Dylan Jhong
1
-2
/
+2
2022-01-21
hw/riscv: Remove macros for ELF BIOS image names
Anup Patel
1
-2
/
+0
2022-01-21
target/riscv: Support start kernel directly by KVM
Yifei Jiang
1
-0
/
+1
2021-10-28
hw/riscv: boot: Add a PLIC config string function
Alistair Francis
1
-0
/
+2
2021-06-08
hw/riscv: Use macros for BIOS image names
Bin Meng
1
-0
/
+5
2021-01-16
riscv: Pass RISCVHartArrayState by pointer
Alistair Francis
1
-3
/
+3
2020-12-17
hw/riscv: Use the CPU to determine if 32-bit
Alistair Francis
1
-3
/
+5
2020-12-17
hw/riscv: boot: Remove compile time XLEN checks
Alistair Francis
1
-3
/
+5
2020-10-22
hw/riscv: Load the kernel after the firmware
Alistair Francis
1
-0
/
+3
2020-10-22
hw/riscv: Add a riscv_is_32_bit() function
Alistair Francis
1
-0
/
+2
2020-10-22
hw/riscv: Return the end address of the loaded firmware
Alistair Francis
1
-4
/
+4
2020-07-13
riscv: Add opensbi firmware dynamic support
Atish Patra
1
-1
/
+4
2020-07-13
RISC-V: Copy the fdt in dram instead of ROM
Atish Patra
1
-1
/
+3
2020-07-13
riscv: Unify Qemu's reset vector code path
Atish Patra
1
-0
/
+2
2020-06-03
riscv/boot: Add a missing header include
Alistair Francis
1
-0
/
+1
2020-04-29
hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()
Anup Patel
1
-2
/
+4
2019-11-25
hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()
Zhuang, Siwei (Data61, Kensington NSW)
1
-1
/
+2
2019-09-17
riscv: Add a helper routine for finding firmware
Bin Meng
1
-0
/
+1
2019-08-16
include: Make headers more self-contained
Markus Armbruster
1
-0
/
+2
2019-07-18
hw/riscv: Load OpenSBI as the default firmware
Alistair Francis
1
-0
/
+3
2019-06-27
hw/riscv: Add support for loading a firmware
Alistair Francis
1
-0
/
+2
2019-06-27
hw/riscv: Split out the boot functions
Alistair Francis
1
-0
/
+27