aboutsummaryrefslogtreecommitdiff
path: root/include/hw/pci-host/ls7a.h
AgeCommit message (Expand)AuthorFilesLines
2024-09-12hw/loongarch: virt: support up to 4 serial portsJason A. Donenfeld1-4/+5
2024-04-29hw/loongarch: fdt adds pch_msi ControllerSong Gao1-0/+1
2024-04-29hw/loongarch: fdt adds pch_pic ControllerSong Gao1-0/+1
2023-03-03hw/loongarch/virt: rename PCH_PIC_IRQ_OFFSET with VIRT_GSI_BASEBibo Mao1-8/+9
2023-01-08include/hw/pci: Break inclusion loop pci_bridge.h and cxl.hMarkus Armbruster1-2/+0
2023-01-06hw/intc/loongarch_pch: Change default irq number of pch irq controllerTianrui Zhao1-0/+1
2023-01-06hw/intc/loongarch_pch_msi: add irq number propertyTianrui Zhao1-1/+0
2022-11-04hw/loongarch: Improve fdt for LoongArch virt machineXiaojuan Yang1-0/+1
2022-09-20hw/loongarch: Add platform bus supportXiaojuan Yang1-0/+5
2022-07-29hw/loongarch: Change macro name 'LS7A_XXX' to 'VIRT_XXX'Xiaojuan Yang1-23/+20
2022-07-19hw/loongarch: Add acpi ged supportXiaojuan Yang1-0/+4
2022-06-06hw/loongarch: Add LoongArch ls7a rtc device supportXiaojuan Yang1-0/+4
2022-06-06hw/loongarch: Add some devices support for 3A5000.Xiaojuan Yang1-0/+7
2022-06-06hw/intc: Add LoongArch ls7a msi interrupt controller support(PCH-MSI)Xiaojuan Yang1-0/+3
2022-06-06hw/intc: Add LoongArch ls7a interrupt controller support(PCH-PIC)Xiaojuan Yang1-0/+30
generated by cgit v1.1 at 2025-01-24 06:16:45 +0000